Searched refs:Load2 (Results 1 – 7 of 7) sorted by relevance
| /openbsd-src/gnu/llvm/llvm/lib/Target/X86/ |
| H A D | X86InstrInfo.h | 436 bool areLoadsFromSameBasePtr(SDNode *Load1, SDNode *Load2, int64_t &Offset1, 454 bool shouldScheduleLoadsNear(SDNode *Load1, SDNode *Load2, int64_t Offset1,
|
| H A D | X86InstrInfo.cpp | 7190 X86InstrInfo::areLoadsFromSameBasePtr(SDNode *Load1, SDNode *Load2, in areLoadsFromSameBasePtr() argument 7192 if (!Load1->isMachineOpcode() || !Load2->isMachineOpcode()) in areLoadsFromSameBasePtr() 7195 unsigned Opc2 = Load2->getMachineOpcode(); in areLoadsFromSameBasePtr() 7365 return Load1->getOperand(I) == Load2->getOperand(I); in areLoadsFromSameBasePtr() 7379 auto Disp2 = dyn_cast<ConstantSDNode>(Load2->getOperand(X86::AddrDisp)); in areLoadsFromSameBasePtr() 7388 bool X86InstrInfo::shouldScheduleLoadsNear(SDNode *Load1, SDNode *Load2, in shouldScheduleLoadsNear() argument 7396 unsigned Opc2 = Load2->getMachineOpcode(); in shouldScheduleLoadsNear()
|
| H A D | X86ISelLowering.cpp | 50318 SDValue Load2 = DAG.getLoad(HalfVT, dl, Ld->getChain(), Ptr2, in combineLoad() local 50323 Load1.getValue(1), Load2.getValue(1)); in combineLoad() 50325 SDValue NewVec = DAG.getNode(ISD::CONCAT_VECTORS, dl, RegVT, Load1, Load2); in combineLoad()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/ARM/ |
| H A D | ARMBaseInstrInfo.h | 247 bool areLoadsFromSameBasePtr(SDNode *Load1, SDNode *Load2, int64_t &Offset1, 258 bool shouldScheduleLoadsNear(SDNode *Load1, SDNode *Load2,
|
| H A D | ARMBaseInstrInfo.cpp | 1947 bool ARMBaseInstrInfo::areLoadsFromSameBasePtr(SDNode *Load1, SDNode *Load2, in areLoadsFromSameBasePtr() argument 1953 if (!Load1->isMachineOpcode() || !Load2->isMachineOpcode()) in areLoadsFromSameBasePtr() 1977 switch (Load2->getMachineOpcode()) { in areLoadsFromSameBasePtr() 1998 if (Load1->getOperand(0) != Load2->getOperand(0) || in areLoadsFromSameBasePtr() 1999 Load1->getOperand(4) != Load2->getOperand(4)) in areLoadsFromSameBasePtr() 2003 if (Load1->getOperand(3) != Load2->getOperand(3)) in areLoadsFromSameBasePtr() 2008 isa<ConstantSDNode>(Load2->getOperand(1))) { in areLoadsFromSameBasePtr() 2010 Offset2 = cast<ConstantSDNode>(Load2->getOperand(1))->getSExtValue(); in areLoadsFromSameBasePtr() 2028 bool ARMBaseInstrInfo::shouldScheduleLoadsNear(SDNode *Load1, SDNode *Load2, in shouldScheduleLoadsNear() argument 2044 if ((Load1->getMachineOpcode() != Load2->getMachineOpcode()) && in shouldScheduleLoadsNear() [all …]
|
| /openbsd-src/gnu/llvm/llvm/include/llvm/CodeGen/ |
| H A D | TargetInstrInfo.h | 1360 virtual bool areLoadsFromSameBasePtr(SDNode *Load1, SDNode *Load2, in areLoadsFromSameBasePtr() argument 1374 virtual bool shouldScheduleLoadsNear(SDNode *Load1, SDNode *Load2, in shouldScheduleLoadsNear() argument
|
| /openbsd-src/gnu/llvm/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | DAGCombiner.cpp | 11763 LoadSDNode *Load2 = cast<LoadSDNode>(Op2); in tryToFoldExtendSelectLoad() local 11765 !TLI.isLoadExtLegal(ExtLoadOpcode, VT, Load2->getMemoryVT())) in tryToFoldExtendSelectLoad()
|