| /openbsd-src/gnu/llvm/llvm/lib/Target/AArch64/GISel/ |
| H A D | AArch64PostLegalizerLowering.cpp | 899 getVectorFCMP(AArch64CC::CondCode CC, Register LHS, Register RHS, bool IsZero, in getVectorFCMP() argument
908 return [LHS, RHS, IsZero, DstTy](MachineIRBuilder &MIB) { in getVectorFCMP()
909 auto FCmp = IsZero in getVectorFCMP()
915 return [LHS, RHS, IsZero, DstTy](MachineIRBuilder &MIB) { in getVectorFCMP()
916 return IsZero in getVectorFCMP()
922 return [LHS, RHS, IsZero, DstTy](MachineIRBuilder &MIB) { in getVectorFCMP()
923 return IsZero in getVectorFCMP()
929 return [LHS, RHS, IsZero, DstTy](MachineIRBuilder &MIB) { in getVectorFCMP()
930 return IsZero in getVectorFCMP()
936 return [LHS, RHS, IsZero, DstTy](MachineIRBuilder &MIB) { in getVectorFCMP()
[all …]
|
| H A D | AArch64InstructionSelector.cpp | 2233 bool IsZero = false; in earlySelect() local
2235 IsZero = I.getOperand(1).getCImm()->getZExtValue() == 0; in earlySelect()
2237 IsZero = I.getOperand(1).getImm() == 0; in earlySelect()
2239 if (!IsZero) in earlySelect()
|
| /openbsd-src/gnu/llvm/llvm/include/llvm/MCA/ |
| H A D | Instruction.h | 351 bool IsZero; variable
359 IsZero(false), IndependentFromDef(false) {} in ReadState()
381 bool isReadZero() const { return IsZero; } in isReadZero()
382 void setReadZero() { IsZero = true; } in setReadZero()
|
| /openbsd-src/gnu/llvm/lldb/source/Utility/ |
| H A D | Scalar.cpp | 143 bool Scalar::IsZero() const { in IsZero() function in Scalar
538 !rhs.IsZero()) { in operator /()
598 if (!rhs.IsZero() && result.m_type == Scalar::e_int) { in operator %()
|
| /openbsd-src/gnu/llvm/lldb/include/lldb/DataFormatters/ |
| H A D | FormattersHelpers.h | 100 bool IsZero() const { in IsZero() function
|
| /openbsd-src/gnu/llvm/lldb/source/Plugins/Instruction/ARM64/ |
| H A D | EmulateInstructionARM64.cpp | 77 static inline bool IsZero(uint64_t x) { return x == 0; } in IsZero() function
572 proc_state.Z = IsZero(result); in AddWithCarry()
1124 if IsZero(operand1) == iszero then in EmulateCBZ()
|
| /openbsd-src/gnu/llvm/lldb/include/lldb/Utility/ |
| H A D | Scalar.h | 95 bool IsZero() const;
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/Hexagon/ |
| H A D | HexagonISelDAGToDAG.cpp | 1031 auto IsZero = [] (const SDValue &V) -> bool { in ppSimplifyOrSelect0() local
1036 auto IsSelect0 = [IsZero] (const SDValue &Op) -> bool { in ppSimplifyOrSelect0()
1039 return IsZero(Op.getOperand(1)) || IsZero(Op.getOperand(2)); in ppSimplifyOrSelect0()
1053 if (IsZero(SY)) { in ppSimplifyOrSelect0()
1057 } else if (IsZero(SX)) { in ppSimplifyOrSelect0()
|
| H A D | HexagonBitSimplify.cpp | 2674 auto IsZero = [] (const MachineOperand &Op) { in simplifyRCmp0() local
2706 bool KnownZ1 = IsZero(Src1), KnownZ2 = IsZero(Src2); in simplifyRCmp0()
|
| H A D | HexagonISelLoweringHVX.cpp | 2105 SDValue IsZero = in LowerHvxFunnelShift() local
2116 return DAG.getNode(ISD::SELECT, dl, InpTy, {IsZero, (IsLeft ? A : B), Or}); in LowerHvxFunnelShift()
2869 SDValue IsZero = DAG.getSetCC(dl, PredTy, Op0, Zero, ISD::SETEQ); in ExpandHvxIntToFp() local
2890 SDValue Flt1 = DAG.getNode(ISD::VSELECT, dl, InpTy, {IsZero, Zero, Flt0}); in ExpandHvxIntToFp()
|
| /openbsd-src/gnu/llvm/lldb/source/Expression/ |
| H A D | IRInterpreter.cpp | 971 if (!C.IsZero()) in Interpret()
|
| H A D | DWARFExpression.cpp | 1433 if (tmp.ResolveValue(exe_ctx).IsZero()) { in Evaluate()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 13039 bool IsZero = IsCnst && (CnstBits == 0); in EmitVectorComparison() local
13047 if (IsZero) in EmitVectorComparison()
13054 if (IsZero) in EmitVectorComparison()
13058 if (IsZero) in EmitVectorComparison()
13062 if (IsZero) in EmitVectorComparison()
13071 if (IsZero) in EmitVectorComparison()
13080 if (IsZero) in EmitVectorComparison()
13091 if (IsZero) in EmitVectorComparison()
13098 if (IsZero) in EmitVectorComparison()
13102 if (IsZero) in EmitVectorComparison()
[all …]
|
| /openbsd-src/gnu/llvm/clang/lib/CodeGen/ |
| H A D | MicrosoftCXXABI.cpp | 3045 llvm::Value *IsZero = Builder.CreateICmp(Eq, L0, Zero, "memptr.cmp.iszero"); in EmitMemberPointerComparison() local
3046 Res = Builder.CreateBinOp(Or, Res, IsZero); in EmitMemberPointerComparison()
|
| H A D | CGBuiltin.cpp | 1539 Value *IsZero = Builder.CreateICmpEQ(ArgValue, ArgZero); in EmitMSVCBuiltinExpr() local
1541 Builder.CreateCondBr(IsZero, End, NotZero); in EmitMSVCBuiltinExpr()
2695 Value *IsZero = Builder.CreateICmpEQ(ArgValue, Zero, "iszero"); in EmitBuiltinExpr() local
2696 Value *Result = Builder.CreateSelect(IsZero, Zero, Tmp, "ffs"); in EmitBuiltinExpr()
3362 Value *IsZero = Builder.CreateFCmpOEQ(V, Constant::getNullValue(Ty), in EmitBuiltinExpr() local
3366 Builder.CreateCondBr(IsZero, End, NotZero); in EmitBuiltinExpr()
|
| /openbsd-src/gnu/llvm/llvm/lib/Transforms/InstCombine/ |
| H A D | InstCombineCompares.cpp | 3247 bool IsZero = C.isZero(); in foldICmpEqIntrinsicWithConstant() local
3248 if (IsZero || C == BitWidth) in foldICmpEqIntrinsicWithConstant()
3250 IsZero ? Constant::getNullValue(Ty) in foldICmpEqIntrinsicWithConstant()
|
| H A D | InstCombineAndOrXor.cpp | 1974 Value *IsZero = Builder.CreateICmpEQ(X, ConstantInt::get(Ty, 0)); in visitAnd() local
1975 return new ZExtInst(IsZero, Ty); in visitAnd()
|
| /openbsd-src/gnu/llvm/llvm/lib/CodeGen/GlobalISel/ |
| H A D | LegalizerHelper.cpp | 4722 auto IsZero = MIRBuilder.buildICmp(ICmpInst::ICMP_EQ, CondTy, Amt, Zero); in narrowScalarShift() local
4740 HalfTy, IsZero, InH, MIRBuilder.buildSelect(HalfTy, IsShort, HiS, HiL)); in narrowScalarShift()
4767 HalfTy, IsZero, InL, MIRBuilder.buildSelect(HalfTy, IsShort, LoS, LoL)); in narrowScalarShift()
|
| /openbsd-src/gnu/llvm/llvm/lib/Transforms/Vectorize/ |
| H A D | LoopVectorize.cpp | 2921 auto *IsZero = Builder.CreateICmpEQ(R, ConstantInt::get(R->getType(), 0)); in getOrCreateVectorTripCount() local
2922 R = Builder.CreateSelect(IsZero, Step, R); in getOrCreateVectorTripCount()
|
| /openbsd-src/gnu/llvm/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | DAGCombiner.cpp | 5516 bool IsZero = isNullOrNullSplat(LR); in foldLogicOfSetCCs() local
5520 bool AndEqZero = IsAnd && CC1 == ISD::SETEQ && IsZero; in foldLogicOfSetCCs()
5524 bool OrNeZero = !IsAnd && CC1 == ISD::SETNE && IsZero; in foldLogicOfSetCCs()
5526 bool OrLtZero = !IsAnd && CC1 == ISD::SETLT && IsZero; in foldLogicOfSetCCs()
5541 bool AndLtZero = IsAnd && CC1 == ISD::SETLT && IsZero; in foldLogicOfSetCCs()
|
| /openbsd-src/gnu/llvm/lldb/source/Plugins/Instruction/ARM/ |
| H A D | EmulateInstructionARM.cpp | 2887 if nonzero ^ IsZero(R[n]) then in EmulateCB()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 7235 bool IsZero, in getShuffleVectorZeroOrUndef() argument
7239 SDValue V1 = IsZero in getShuffleVectorZeroOrUndef()
|