| /openbsd-src/gnu/llvm/llvm/lib/CodeGen/ |
| H A D | TargetLoweringBase.cpp | 1099 static unsigned getVectorTypeBreakdownMVT(MVT VT, MVT &IntermediateVT, in getVectorTypeBreakdownMVT() argument
1137 IntermediateVT = NewVT; in getVectorTypeBreakdownMVT()
1485 MVT IntermediateVT; in computeRegisterProperties() local
1488 unsigned NumRegisters = getVectorTypeBreakdownMVT(VT, IntermediateVT, in computeRegisterProperties()
1553 EVT VT, EVT &IntermediateVT, in getVectorTypeBreakdown() argument
1568 IntermediateVT = RegisterEVT; in getVectorTypeBreakdown()
1599 IntermediateVT = PartVT; in getVectorTypeBreakdown()
1600 RegisterVT = getRegisterType(Context, IntermediateVT); in getVectorTypeBreakdown()
1624 IntermediateVT = NewVT; in getVectorTypeBreakdown()
|
| /openbsd-src/gnu/llvm/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | SelectionDAGBuilder.cpp | 334 EVT IntermediateVT; in getCopyFromPartsVector() local
341 *DAG.getContext(), *CallConv, ValueVT, IntermediateVT, in getCopyFromPartsVector()
345 TLI.getVectorTypeBreakdown(*DAG.getContext(), ValueVT, IntermediateVT, in getCopyFromPartsVector()
363 PartVT, IntermediateVT, V, CallConv); in getCopyFromPartsVector()
372 PartVT, IntermediateVT, V, CallConv); in getCopyFromPartsVector()
378 IntermediateVT.isVector() in getCopyFromPartsVector()
380 *DAG.getContext(), IntermediateVT.getScalarType(), in getCopyFromPartsVector()
381 IntermediateVT.getVectorElementCount() * NumParts) in getCopyFromPartsVector()
383 IntermediateVT.getScalarType(), in getCopyFromPartsVector()
385 Val = DAG.getNode(IntermediateVT.isVector() ? ISD::CONCAT_VECTORS in getCopyFromPartsVector()
[all …]
|
| H A D | SelectionDAG.cpp | 2329 EVT IntermediateVT; in getReducedAlign() local
2332 TLI->getVectorTypeBreakdown(*getContext(), VT, IntermediateVT, in getReducedAlign()
2334 Ty = IntermediateVT.getTypeForEVT(*getContext()); in getReducedAlign()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/Mips/ |
| H A D | MipsISelLowering.h | 305 LLVMContext &Context, CallingConv::ID CC, EVT VT, EVT &IntermediateVT,
|
| H A D | MipsISelLowering.cpp | 118 LLVMContext &Context, CallingConv::ID CC, EVT VT, EVT &IntermediateVT, in getVectorTypeBreakdownForCallingConv() argument
122 IntermediateVT = RegisterVT; in getVectorTypeBreakdownForCallingConv()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/AMDGPU/ |
| H A D | SIISelLowering.h | 44 LLVMContext &Context, CallingConv::ID CC, EVT VT, EVT &IntermediateVT,
|
| H A D | SIISelLowering.cpp | 898 EVT VT, EVT &IntermediateVT, in getVectorTypeBreakdownForCallingConv() argument
910 IntermediateVT = MVT::v2bf16; in getVectorTypeBreakdownForCallingConv()
913 IntermediateVT = RegisterVT; in getVectorTypeBreakdownForCallingConv()
921 IntermediateVT = RegisterVT; in getVectorTypeBreakdownForCallingConv()
929 IntermediateVT = ScalarVT; in getVectorTypeBreakdownForCallingConv()
937 IntermediateVT = ScalarVT; in getVectorTypeBreakdownForCallingConv()
944 IntermediateVT = RegisterVT; in getVectorTypeBreakdownForCallingConv()
951 Context, CC, VT, IntermediateVT, NumIntermediates, RegisterVT); in getVectorTypeBreakdownForCallingConv()
|
| /openbsd-src/gnu/llvm/llvm/include/llvm/CodeGen/ |
| H A D | TargetLowering.h | 1031 EVT &IntermediateVT,
1039 LLVMContext &Context, CallingConv::ID CC, EVT VT, EVT &IntermediateVT, in getVectorTypeBreakdownForCallingConv() argument
1041 return getVectorTypeBreakdown(Context, VT, IntermediateVT, NumIntermediates, in getVectorTypeBreakdownForCallingConv()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.h | 1508 LLVMContext &Context, CallingConv::ID CC, EVT VT, EVT &IntermediateVT,
|
| H A D | X86ISelLowering.cpp | 2576 LLVMContext &Context, CallingConv::ID CC, EVT VT, EVT &IntermediateVT, in getVectorTypeBreakdownForCallingConv() argument
2585 IntermediateVT = MVT::i1; in getVectorTypeBreakdownForCallingConv()
2594 IntermediateVT = MVT::v32i1; in getVectorTypeBreakdownForCallingConv()
2599 return TargetLowering::getVectorTypeBreakdownForCallingConv(Context, CC, VT, IntermediateVT, in getVectorTypeBreakdownForCallingConv()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/PowerPC/ |
| H A D | PPCISelLowering.cpp | 8463 MVT IntermediateVT = FourEltRes ? MVT::v4i32 : MVT::v2i64; in LowerINT_TO_FPVector() local
8484 Arrange = DAG.getBitcast(IntermediateVT, Arrange); in LowerINT_TO_FPVector()
8488 IntermediateVT.getVectorNumElements()); in LowerINT_TO_FPVector()
8490 Extend = DAG.getNode(ISD::SIGN_EXTEND_INREG, dl, IntermediateVT, Arrange, in LowerINT_TO_FPVector()
8493 Extend = DAG.getNode(ISD::BITCAST, dl, IntermediateVT, Arrange); in LowerINT_TO_FPVector()
|