Searched refs:Hi2 (Results 1 – 5 of 5) sorted by relevance
| /openbsd-src/gnu/llvm/llvm/lib/Target/Xtensa/MCTargetDesc/ |
| H A D | XtensaAsmBackend.cpp | 96 unsigned Hi2 = (Value >> 4) & 0x3; in adjustFixupValue() local 98 return (Hi2 << 4) | (Lo4 << 12); in adjustFixupValue()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/Mips/ |
| H A D | MipsSEISelDAGToDAG.cpp | 752 SDValue Hi2 = Node->getOperand(3); in trySelect() local 755 SDValue ops[] = {cond, Hi1, Lo1, Hi2, Lo2}; in trySelect()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/PowerPC/ |
| H A D | PPCInstrInfo.td | 4981 dag Hi2 = (ORI (LIS 0xCCCC), 0xCCCC); 5003 (AND Shift2.Left, MaskValues.Hi2)); 5049 dag Hi2 = (i64 (INSERT_SUBREG (i64 (IMPLICIT_DEF)), MaskValues.Hi2, sub_32)); 5058 dag Hi2 = (ORI8 (ORIS8 (RLDICR MaskValues64.Hi2, 32, 31), 0xCCCC), 0xCCCC); 5067 (AND8 (RLDICR Swap1, 2, 61), DWMaskValues.Hi2));
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUInstructionSelector.cpp | 361 MachineOperand Hi2(getSubOperand64(I.getOperand(2), HalfRC, AMDGPU::sub1)); in selectG_ADD_SUB() local 372 .add(Hi2); in selectG_ADD_SUB() 384 .add(Hi2) in selectG_ADD_SUB()
|
| H A D | SIISelLowering.cpp | 4672 SDValue Lo2, Hi2; in splitTernaryVectorOp() local 4673 std::tie(Lo2, Hi2) = DAG.SplitVectorOperand(Op.getNode(), 2); in splitTernaryVectorOp() 4680 SDValue OpHi = DAG.getNode(Opc, SL, ResVT.second, Hi0, Hi1, Hi2, in splitTernaryVectorOp()
|