Searched refs:FMSUB (Results 1 – 14 of 14) sorted by relevance
| /openbsd-src/gnu/llvm/llvm/include/llvm/CodeGen/ |
| H A D | MachineCombinerPattern.h | 176 FMSUB, enumerator
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/RISCV/ |
| H A D | RISCVInstrInfo.cpp | 1470 : MachineCombinerPattern::FMSUB); in getFPFusedMultiplyPatterns() 1511 return Pattern == MachineCombinerPattern::FMSUB ? RISCV::FMSUB_H in getFPFusedMultiplyOpcode() 1514 return Pattern == MachineCombinerPattern::FMSUB ? RISCV::FMSUB_S in getFPFusedMultiplyOpcode() 1517 return Pattern == MachineCombinerPattern::FMSUB ? RISCV::FMSUB_D in getFPFusedMultiplyOpcode() 1527 case MachineCombinerPattern::FMSUB: in getAddendOperandIdx() 1583 case MachineCombinerPattern::FMSUB: { in genAlternativeCodeSequence() 2094 case CASE_VFMA_SPLATS(FMSUB): in findCommutedOpIndices() 2126 case CASE_VFMA_OPCODE_LMULS_MF4(FMSUB, VV): in findCommutedOpIndices() 2250 case CASE_VFMA_SPLATS(FMSUB): in commuteInstructionImpl() 2275 CASE_VFMA_CHANGE_OPCODE_SPLATS(FMSAC, FMSUB) in commuteInstructionImpl() [all …]
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/PowerPC/ |
| H A D | PPCSchedPredicates.td | 47 FMSUB,
|
| H A D | P9InstrResources.td | 417 (instregex "FMSUB(S)?$"),
|
| H A D | P10InstrResources.td | 206 FMSUB,
|
| H A D | PPCInstrInfo.td | 2884 defm FMSUB : AForm_1r<63, 28, 3286 (FMSUB $A, $B, $C)>; 3302 def : Pat<(int_ppc_fmsub f64:$A, f64:$B, f64:$C), (FMSUB $A, $B, $C)>;
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/X86/MCTargetDesc/ |
| H A D | X86InstComments.cpp | 325 CASE_FMA4_PACKED_RR(FMSUB) in printFMAComments() 326 CASE_FMA4_SCALAR_RR(FMSUB) in printFMAComments() 329 CASE_FMA4_PACKED_RM(FMSUB) in printFMAComments() 330 CASE_FMA4_SCALAR_RM(FMSUB) in printFMAComments() 335 CASE_FMA4_PACKED_MR(FMSUB) in printFMAComments() 336 CASE_FMA4_SCALAR_MR(FMSUB) in printFMAComments()
|
| /openbsd-src/gnu/llvm/llvm/lib/CodeGen/ |
| H A D | MachineCombiner.cpp | 317 case MachineCombinerPattern::FMSUB: in getCombinerObjective()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.h | 553 FMSUB, enumerator
|
| H A D | X86InstrFragmentsSIMD.td | 545 def X86Fmsub : SDNode<"X86ISD::FMSUB", SDTFPTernaryOp, [SDNPCommutative]>;
|
| H A D | X86ISelLowering.cpp | 34645 NODE_NAME_CASE(FMSUB) in getTargetNodeName() 41736 if (FMSub.getOpcode() != X86ISD::FMSUB) in combineShuffleToFMAddSub() 41739 if (FMAdd.getOpcode() != ISD::FMA || FMSub.getOpcode() != X86ISD::FMSUB || in combineShuffleToFMAddSub() 52015 case X86ISD::FMSUB: Opcode = X86ISD::FNMSUB; break; in negateFMAOpcode() 52021 case X86ISD::FNMSUB: Opcode = X86ISD::FMSUB; break; in negateFMAOpcode() 52030 case ISD::FMA: Opcode = X86ISD::FMSUB; break; in negateFMAOpcode() 52033 case X86ISD::FMSUB: Opcode = ISD::FMA; break; in negateFMAOpcode() 52055 case X86ISD::FMSUB: Opcode = X86ISD::FNMADD; break; in negateFMAOpcode() 52057 case X86ISD::FNMADD: Opcode = X86ISD::FMSUB; break; in negateFMAOpcode() 52122 case X86ISD::FMSUB: in getNegatedExpression() [all …]
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/AArch64/ |
| H A D | AArch64SchedThunderX3T110.td | 1292 (instregex "^FMADD", "^FMSUB", "^FNMADD", "^FNMSUB")>;
|
| H A D | AArch64SchedThunderX2T99.td | 1184 (instregex "^FMADD", "^FMSUB", "^FNMADD", "^FNMSUB")>;
|
| H A D | AArch64InstrInfo.td | 4327 defm FMSUB : ThreeOperandFPData<0, 1, "fmsub", 4337 // N.b. FMSUB etc have the accumulator at the *end* of (outs), unlike
|