| /openbsd-src/usr.bin/awk/ |
| H A D | awk.h | 147 #define FEXP 3 macro
|
| H A D | lex.c | 62 { "exp", FEXP, BLTIN },
|
| H A D | run.c | 2084 case FEXP: in bltin()
|
| /openbsd-src/gnu/llvm/llvm/include/llvm/IR/ |
| H A D | ConstrainedOps.def | 74 DAG_FUNCTION(exp, 1, 1, experimental_constrained_exp, FEXP)
|
| /openbsd-src/gnu/llvm/llvm/include/llvm/CodeGen/ |
| H A D | ISDOpcodes.h | 921 FEXP, enumerator
|
| H A D | BasicTTIImpl.h | 1777 ISD = ISD::FEXP; in getTypeBasedIntrinsicInstrCost()
|
| /openbsd-src/gnu/llvm/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | SelectionDAGDumper.cpp | 221 case ISD::FEXP: return "fexp"; in getOperationName()
|
| H A D | LegalizeFloatTypes.cpp | 87 case ISD::FEXP: R = SoftenFloatRes_FEXP(N); break; in SoftenFloatResult()
1232 case ISD::FEXP: ExpandFloatRes_FEXP(N, Lo, Hi); break; in ExpandFloatResult()
2261 case ISD::FEXP: in PromoteFloatResult()
2626 case ISD::FEXP: in SoftPromoteHalfResult()
|
| H A D | LegalizeVectorOps.cpp | 376 case ISD::FEXP: in LegalizeOp()
|
| H A D | LegalizeVectorTypes.cpp | 89 case ISD::FEXP: in ScalarizeVectorResult()
1033 case ISD::FEXP: in SplitVectorResult()
4079 case ISD::FEXP: in WidenVectorResult()
|
| H A D | LegalizeDAG.cpp | 4080 case ISD::FEXP: in ConvertNodeToLibcall()
4885 case ISD::FEXP: in PromoteNode()
|
| H A D | SelectionDAGBuilder.cpp | 5083 return DAG.getNode(ISD::FEXP, dl, Op.getValueType(), Op, Flags); in expandExp()
|
| H A D | SelectionDAG.cpp | 4830 case ISD::FEXP: in isKnownNeverNaN()
|
| /openbsd-src/gnu/llvm/llvm/lib/CodeGen/ |
| H A D | TargetLoweringBase.cpp | 898 setOperationAction({ISD::FCBRT, ISD::FLOG, ISD::FLOG2, ISD::FLOG10, ISD::FEXP, in initActions()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUISelLowering.cpp | 331 setOperationAction({ISD::FLOG, ISD::FLOG10, ISD::FEXP}, MVT::f32, Custom); in AMDGPUTargetLowering()
449 ISD::FEXP, ISD::FLOG2, ISD::FREM, ISD::FLOG, in AMDGPUTargetLowering()
1265 case ISD::FEXP: in LowerOperation()
|
| H A D | AMDGPUISelDAGToDAG.cpp | 160 case ISD::FEXP: in fp16SrcZerosHighBits()
|
| H A D | SIISelLowering.cpp | 416 setOperationAction({ISD::FLOG, ISD::FEXP, ISD::FLOG10}, MVT::f16, Custom); in SITargetLowering()
693 setOperationAction(ISD::FEXP, MVT::v2f16, Custom); in SITargetLowering()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyISelLowering.cpp | 244 ISD::FEXP, ISD::FEXP2, ISD::FRINT}) in WebAssemblyTargetLowering()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.cpp | 372 setOperationAction(ISD::FEXP, VT, Expand); in addMVEVectorTypes()
881 setOperationAction(ISD::FEXP, MVT::v2f64, Expand); in ARMTargetLowering()
902 setOperationAction(ISD::FEXP, MVT::v4f32, Expand); in ARMTargetLowering()
918 setOperationAction(ISD::FEXP, MVT::v2f32, Expand); in ARMTargetLowering()
1051 setOperationAction(ISD::FEXP, MVT::f64, Expand); in ARMTargetLowering()
1527 setOperationAction(ISD::FEXP, MVT::f16, Promote); in ARMTargetLowering()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/Mips/ |
| H A D | MipsSEISelLowering.cpp | 149 setOperationAction(ISD::FEXP, MVT::f16, Promote); in MipsSETargetLowering()
|
| H A D | MipsISelLowering.cpp | 430 setOperationAction(ISD::FEXP, MVT::f32, Expand); in MipsTargetLowering()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/Hexagon/ |
| H A D | HexagonISelLowering.cpp | 1636 ISD::FLOG10, ISD::FEXP, ISD::FEXP2, ISD::FCEIL, ISD::FTRUNC, in HexagonTargetLowering()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/PowerPC/ |
| H A D | PPCISelLowering.cpp | 402 setOperationAction(ISD::FEXP, MVT::f64, Custom); in PPCTargetLowering()
408 setOperationAction(ISD::FEXP, MVT::f32, Custom); in PPCTargetLowering()
843 setOperationAction(ISD::FEXP, VT, Expand); in PPCTargetLowering()
11305 case ISD::FEXP: return lowerExp(Op, DAG); in LowerOperation()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 369 ISD::FCOS, ISD::FSIN, ISD::FSINCOS, ISD::FEXP, in RISCVTargetLowering()
731 setOperationAction(ISD::FEXP, VT, Expand); in RISCVTargetLowering()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 651 ISD::FEXP, ISD::FEXP2, ISD::FLOG, in AArch64TargetLowering()
1405 setOperationAction(ISD::FEXP, VT, Expand); in AArch64TargetLowering()
1566 setOperationAction(ISD::FEXP, VT, Expand); in addTypeForNEON()
|