| /openbsd-src/gnu/llvm/llvm/lib/Target/AMDGPU/ |
| H A D | SIFixVGPRCopies.cpp | 57 if (TII->isVGPRCopy(MI) && !MI.readsRegister(AMDGPU::EXEC, TRI)) { in runOnMachineFunction() 59 MachineOperand::CreateReg(AMDGPU::EXEC, false, true)); in runOnMachineFunction()
|
| H A D | VINTERPInstructions.td | 104 let Uses = [M0, EXEC, MODE] in { 111 } // Uses = [M0, EXEC, MODE] 113 let Uses = [M0, EXEC] in { 118 } // Uses = [M0, EXEC]
|
| H A D | SIInstrFormats.td | 259 let Uses = [EXEC]; 266 let Uses = !if(UseExec, [EXEC], []); 267 let Defs = !if(DefExec, [EXEC, SCC], [SCC]); 447 let Uses = [EXEC] in { 469 } // End Uses = [EXEC]
|
| H A D | SIInstructions.td | 43 let Uses = [MODE, M0, EXEC] in { 93 } // End Uses = [MODE, M0, EXEC] 106 let hasSideEffects = 0, mayLoad = 0, mayStore = 0, Uses = [EXEC] in { 162 } // End let hasSideEffects = 0, mayLoad = 0, mayStore = 0, Uses = [EXEC] 165 let Uses = [EXEC]; 166 let Defs = [EXEC, SCC]; 179 let Uses = [EXEC]; 180 let Defs = [EXEC, SCC]; 194 let Uses = [EXEC]; 195 let Defs = [EXEC]; [all …]
|
| H A D | VOPCInstructions.td | 153 let Uses = !if(ReadsModeReg, [MODE, EXEC], [EXEC]); 285 let Defs = !if(DefExec, [VCC, EXEC], [VCC]); 296 let Defs = !if(DefExec, [EXEC], []); 304 let Defs = !if(DefExec, [EXEC], []); 313 let Defs = !if(DefExec, [VCC, EXEC], [VCC]); 322 let Defs = !if(DefExec, [EXEC], []); 342 let Defs = [EXEC]; 355 let Defs = [EXEC]; 365 let Defs = [EXEC]; 375 let Defs = [EXEC]; [all …]
|
| H A D | EXPInstructions.td | 24 let Uses = !if(row, [EXEC, M0], [EXEC]);
|
| H A D | SILowerControlFlow.cpp | 294 LIS->removeAllRegUnitsForPhysReg(AMDGPU::EXEC); in emitIf() 368 LIS->removeAllRegUnitsForPhysReg(AMDGPU::EXEC); in emitElse() 574 if (I->modifiesRegister(AMDGPU::EXEC, TRI) && in findMaskOperands() 871 Exec = AMDGPU::EXEC; in runOnMachineFunction() 926 LIS->removeAllRegUnitsForPhysReg(AMDGPU::EXEC); in runOnMachineFunction()
|
| H A D | SOPInstructions.td | 327 let hasSideEffects = 1, Uses = [EXEC], Defs = [EXEC, SCC] in { 338 } // End hasSideEffects = 1, Uses = [EXEC], Defs = [EXEC, SCC] 368 let hasSideEffects = 1, Defs = [EXEC, SCC], Uses = [EXEC] in { 373 } // End hasSideEffects = 1, Defs = [EXEC, SCC], Uses = [EXEC] 380 let hasSideEffects = 1, Defs = [EXEC, SCC], Uses = [EXEC] in { 393 } // End hasSideEffects = 1, Defs = [EXEC, SCC], Uses = [EXEC] 801 let Defs = [EXEC]; 802 let Uses = [EXEC]; 1235 let Uses = [EXEC] in { 1244 } // End Uses = [EXEC] [all …]
|
| H A D | SIWholeQuadMode.cpp | 440 case AMDGPU::EXEC: in markOperand() 1191 MO.getReg() == AMDGPU::EXEC_LO || MO.getReg() == AMDGPU::EXEC; in prepareInsertion() 1508 return MO.isUse() && MO.getReg() == AMDGPU::EXEC; in lowerCopyInstrs() 1519 int Index = MI->findRegisterUseOperandIdx(AMDGPU::EXEC); in lowerCopyInstrs() 1522 Index = MI->findRegisterUseOperandIdx(AMDGPU::EXEC); in lowerCopyInstrs() 1603 Exec = AMDGPU::EXEC; in runOnMachineFunction() 1660 LIS->removeAllRegUnitsForPhysReg(AMDGPU::EXEC); in runOnMachineFunction()
|
| H A D | GCNHazardRecognizer.cpp | 763 DppExecWaitStates - getWaitStatesSinceDef(AMDGPU::EXEC, IsHazardDefFn, in checkDPPHazards() 995 UseReg = AMDGPU::EXEC; in checkVALUHazards() 1116 MI.modifiesRegister(AMDGPU::EXEC, TRI); in fixVcmpxPermlaneHazards() 1279 if (!MI->modifiesRegister(AMDGPU::EXEC, TRI)) in fixVcmpxExecWARHazard() 1285 return I.readsRegister(AMDGPU::EXEC, TRI); in fixVcmpxExecWARHazard() 1542 if (!State.DefPos.empty() && I.modifiesRegister(AMDGPU::EXEC, &TRI)) { in fixVALUPartialForwardingHazard() 1974 getWaitStatesSinceDef(AMDGPU::EXEC, IsVALUFn, MaxWaitStates); in checkMAIHazards908() 2142 getWaitStatesSinceDef(AMDGPU::EXEC, IsLegacyVALUFn, in checkMAIHazards90A() 2736 if (HazardReg == AMDGPU::EXEC || in fixVALUMaskWriteHazard() 2800 if (OpReg == AMDGPU::EXEC || in fixVALUMaskWriteHazard()
|
| H A D | LDSDIRInstructions.td | 55 let Uses = [M0, EXEC];
|
| H A D | VOP3Instructions.td | 162 let Uses = [MODE, VCC, EXEC] in { 177 } // End Uses = [MODE, VCC, EXEC] 325 let Uses = [MODE, M0, EXEC] in { 337 } // End Uses = [M0, MODE, EXEC] 355 let OtherPredicates = [isNotGFX90APlus, has32BankLDS], Uses = [MODE, M0, EXEC], FPDPRounding = 1 in… 361 } // End OtherPredicates = [isNotGFX90APlus, has32BankLDS], Uses = [MODE, M0, EXEC], FPDPRounding =… 363 let OtherPredicates = [isNotGFX90APlus], Uses = [MODE, M0, EXEC], FPDPRounding = 1 in { 365 } // End OtherPredicates = [isNotGFX90APlus], Uses = [MODE, M0, EXEC], FPDPRounding = 1 378 let SubtargetPredicate = isGFX8Plus, Uses = [MODE, M0, EXEC], OtherPredicates = [isNotGFX90APlus] i… 382 } // End SubtargetPredicate = isGFX8Plus, Uses = [MODE, M0, EXEC], OtherPredicates = [isNotGFX90APl…
|
| H A D | SILateBranchLowering.cpp | 142 ExecReg = ST.isWave32() ? AMDGPU::EXEC_LO : AMDGPU::EXEC; in runOnMachineFunction()
|
| /openbsd-src/gnu/usr.bin/binutils-2.17/bfd/ |
| H A D | sparclynx.c | 124 #define SET_ARCH_MACH(ABFD, EXEC) \ argument 125 NAME(lynx,set_arch_mach) (ABFD, N_MACHTYPE (EXEC)); \
|
| H A D | aout-cris.c | 99 #define SET_ARCH_MACH(BFD, EXEC) \ argument 100 MY_set_arch_mach (BFD, DEFAULT_ARCH, N_MACHTYPE (EXEC))
|
| H A D | mipsbsd.c | 48 #define SET_ARCH_MACH(ABFD, EXEC) \ argument 49 MY(set_arch_mach) (ABFD, N_MACHTYPE (EXEC)); \
|
| H A D | aoutf1.h | 159 #define SET_ARCH_MACH(ABFD, EXEC) \ argument 160 NAME(sunos,set_arch_mach) (ABFD, N_MACHTYPE (EXEC)); \
|
| /openbsd-src/gnu/usr.bin/binutils/bfd/ |
| H A D | sparclynx.c | 139 #define SET_ARCH_MACH(ABFD, EXEC) \ argument 140 NAME(lynx,set_arch_mach) (ABFD, N_MACHTYPE (EXEC)); \
|
| H A D | aout-cris.c | 102 #define SET_ARCH_MACH(BFD, EXEC) \ argument 103 MY_set_arch_mach (BFD, DEFAULT_ARCH, N_MACHTYPE (EXEC))
|
| H A D | mipsbsd.c | 48 #define SET_ARCH_MACH(ABFD, EXEC) \ argument 49 MY(set_arch_mach) (ABFD, N_MACHTYPE (EXEC)); \
|
| H A D | aoutf1.h | 192 #define SET_ARCH_MACH(ABFD, EXEC) \ argument 193 NAME(sunos,set_arch_mach) (ABFD, N_MACHTYPE (EXEC)); \
|
| /openbsd-src/usr.bin/file/magdir/ |
| H A D | hp | 282 # The only observed order in real core files is KERNEL, EXEC, FORMAT, PROC 285 # Order 1: KERNEL, EXEC, FORMAT, PROC 307 # Order 2: KERNEL, FORMAT, EXEC, PROC 326 # Order 3: FORMAT, KERNEL, EXEC, PROC 348 # Order 4: EXEC, KERNEL, FORMAT, PROC 370 # Order 5: FORMAT, EXEC, KERNEL, PROC 392 # Order 6: EXEC, FORMAT, KERNEL, PROC
|
| /openbsd-src/games/backgammon/common_source/ |
| H A D | init.c | 43 const char EXEC[] = "/usr/games/backgammon"; variable
|
| H A D | back.h | 70 extern const char EXEC[]; /* object for main program */
|
| /openbsd-src/games/backgammon/teachgammon/ |
| H A D | teach.c | 122 execl(EXEC, "backgammon", "-n", (char *)NULL); in leave()
|