Home
last modified time | relevance | path

Searched refs:DestVT (Results 1 – 22 of 22) sorted by relevance

/openbsd-src/gnu/llvm/llvm/lib/Target/Mips/
H A DMipsFastISel.cpp183 unsigned emitIntExt(MVT SrcVT, unsigned SrcReg, MVT DestVT, bool isZExt);
184 bool emitIntExt(MVT SrcVT, unsigned SrcReg, MVT DestVT, unsigned DestReg,
187 bool emitIntZExt(MVT SrcVT, unsigned SrcReg, MVT DestVT, unsigned DestReg);
189 bool emitIntSExt(MVT SrcVT, unsigned SrcReg, MVT DestVT, unsigned DestReg);
190 bool emitIntSExt32r1(MVT SrcVT, unsigned SrcReg, MVT DestVT,
192 bool emitIntSExt32r2(MVT SrcVT, unsigned SrcReg, MVT DestVT,
992 EVT DestVT = TLI.getValueType(DL, I->getType(), true); in selectFPExt() local
994 if (SrcVT != MVT::f32 || DestVT != MVT::f64) in selectFPExt()
1071 EVT DestVT = TLI.getValueType(DL, I->getType(), true); in selectFPTrunc() local
1073 if (SrcVT != MVT::f64 || DestVT != MVT::f32) in selectFPTrunc()
[all …]
/openbsd-src/gnu/llvm/llvm/lib/Target/PowerPC/
H A DPPCFastISel.cpp167 bool PPCEmitIntExt(MVT SrcVT, unsigned SrcReg, MVT DestVT,
958 EVT DestVT = TLI.getValueType(DL, I->getType(), true); in SelectFPExt() local
960 if (SrcVT != MVT::f32 || DestVT != MVT::f64) in SelectFPExt()
976 EVT DestVT = TLI.getValueType(DL, I->getType(), true); in SelectFPTrunc() local
978 if (SrcVT != MVT::f64 || DestVT != MVT::f32) in SelectFPTrunc()
1269 EVT DestVT = TLI.getValueType(DL, I->getType(), true); in SelectBinaryIntOp() local
1273 if (DestVT != MVT::i16 && DestVT != MVT::i8) in SelectBinaryIntOp()
1441 MVT DestVT = VA.getLocVT(); in processCallArgs() local
1443 (DestVT == MVT::i64) ? &PPC::G8RCRegClass : &PPC::GPRCRegClass; in processCallArgs()
1445 if (!PPCEmitIntExt(ArgVT, Arg, DestVT, TmpReg, /*IsZExt*/false)) in processCallArgs()
[all …]
H A DPPCISelLowering.h1035 bool isFPExtFree(EVT DestVT, EVT SrcVT) const override;
H A DPPCISelLowering.cpp8973 const SDLoc &dl, EVT DestVT = MVT::Other) { in BuildIntrinsicOp() argument
8974 if (DestVT == MVT::Other) DestVT = Op.getValueType(); in BuildIntrinsicOp()
8975 return DAG.getNode(ISD::INTRINSIC_WO_CHAIN, dl, DestVT, in BuildIntrinsicOp()
8983 EVT DestVT = MVT::Other) { in BuildIntrinsicOp() argument
8984 if (DestVT == MVT::Other) DestVT = LHS.getValueType(); in BuildIntrinsicOp()
8985 return DAG.getNode(ISD::INTRINSIC_WO_CHAIN, dl, DestVT, in BuildIntrinsicOp()
8993 EVT DestVT = MVT::Other) { in BuildIntrinsicOp() argument
8994 if (DestVT == MVT::Other) DestVT = Op0.getValueType(); in BuildIntrinsicOp()
8995 return DAG.getNode(ISD::INTRINSIC_WO_CHAIN, dl, DestVT, in BuildIntrinsicOp()
16862 bool PPCTargetLowering::isFPExtFree(EVT DestVT, EVT SrcVT) const { in isFPExtFree() argument
[all …]
/openbsd-src/gnu/llvm/llvm/utils/TableGen/
H A DCallingConvEmitter.cpp294 MVT::SimpleValueType DestVT = getValueType(DestTy); in EmitAction() local
295 O << IndentStr << "LocVT = " << getEnumName(DestVT) <<";\n"; in EmitAction()
296 if (MVT(DestVT).isFloatingPoint()) { in EmitAction()
308 MVT::SimpleValueType DestVT = getValueType(DestTy); in EmitAction() local
309 O << IndentStr << "LocVT = " << getEnumName(DestVT) << ";\n"; in EmitAction()
310 if (MVT(DestVT).isFloatingPoint()) { in EmitAction()
/openbsd-src/gnu/llvm/llvm/lib/Target/AArch64/
H A DAArch64FastISel.cpp232 unsigned emitIntExt(MVT SrcVT, unsigned SrcReg, MVT DestVT, bool isZExt);
233 unsigned emiti1Ext(unsigned SrcReg, MVT DestVT, bool isZExt);
2828 MVT DestVT; in selectFPToInt() local
2829 if (!isTypeLegal(I->getType(), DestVT) || DestVT.isVector()) in selectFPToInt()
2843 Opc = (DestVT == MVT::i32) ? AArch64::FCVTZSUWDr : AArch64::FCVTZSUXDr; in selectFPToInt()
2845 Opc = (DestVT == MVT::i32) ? AArch64::FCVTZUUWDr : AArch64::FCVTZUUXDr; in selectFPToInt()
2848 Opc = (DestVT == MVT::i32) ? AArch64::FCVTZSUWSr : AArch64::FCVTZSUXSr; in selectFPToInt()
2850 Opc = (DestVT == MVT::i32) ? AArch64::FCVTZUUWSr : AArch64::FCVTZUUXSr; in selectFPToInt()
2853 DestVT == MVT::i32 ? &AArch64::GPR32RegClass : &AArch64::GPR64RegClass); in selectFPToInt()
2861 MVT DestVT; in selectIntToFP() local
[all …]
H A DAArch64ISelLowering.cpp10462 EVT DestVT = EVT::getVectorVT(*DAG.getContext(), EltVT, NumSrcElts); in ReconstructShuffle() local
10469 DAG.getNode(ISD::CONCAT_VECTORS, dl, DestVT, Src.ShuffleVec, in ReconstructShuffle()
10489 DAG.getNode(ISD::EXTRACT_SUBVECTOR, dl, DestVT, Src.ShuffleVec, in ReconstructShuffle()
10495 DAG.getNode(ISD::EXTRACT_SUBVECTOR, dl, DestVT, Src.ShuffleVec, in ReconstructShuffle()
10500 DAG.getNode(ISD::EXTRACT_SUBVECTOR, dl, DestVT, Src.ShuffleVec, in ReconstructShuffle()
10503 DAG.getNode(ISD::EXTRACT_SUBVECTOR, dl, DestVT, Src.ShuffleVec, in ReconstructShuffle()
10514 Src.ShuffleVec = DAG.getNode(AArch64ISD::EXT, dl, DestVT, VEXTSrc1, in ReconstructShuffle()
/openbsd-src/gnu/llvm/llvm/lib/Target/ARM/
H A DARMFastISel.cpp200 unsigned ARMEmitIntExt(MVT SrcVT, unsigned SrcReg, MVT DestVT, bool isZExt);
1737 EVT DestVT = TLI.getValueType(DL, I->getType(), true); in SelectBinaryIntOp() local
1741 if (DestVT != MVT::i16 && DestVT != MVT::i8 && DestVT != MVT::i1) in SelectBinaryIntOp()
1953 MVT DestVT = VA.getLocVT(); in ProcessCallArgs() local
1954 Arg = ARMEmitIntExt(ArgVT, Arg, DestVT, /*isZExt*/false); in ProcessCallArgs()
1956 ArgVT = DestVT; in ProcessCallArgs()
1962 MVT DestVT = VA.getLocVT(); in ProcessCallArgs() local
1963 Arg = ARMEmitIntExt(ArgVT, Arg, DestVT, /*isZExt*/true); in ProcessCallArgs()
1965 ArgVT = DestVT; in ProcessCallArgs()
2040 MVT DestVT = RVLocs[0].getValVT(); in FinishCall() local
[all …]
H A DARMISelLowering.cpp8199 EVT DestVT = EVT::getVectorVT(*DAG.getContext(), EltVT, NumSrcElts); in ReconstructShuffle() local
8207 DAG.getNode(ISD::CONCAT_VECTORS, dl, DestVT, Src.ShuffleVec, in ReconstructShuffle()
8223 DAG.getNode(ISD::EXTRACT_SUBVECTOR, dl, DestVT, Src.ShuffleVec, in ReconstructShuffle()
8229 DAG.getNode(ISD::EXTRACT_SUBVECTOR, dl, DestVT, Src.ShuffleVec, in ReconstructShuffle()
8234 DAG.getNode(ISD::EXTRACT_SUBVECTOR, dl, DestVT, Src.ShuffleVec, in ReconstructShuffle()
8237 DAG.getNode(ISD::EXTRACT_SUBVECTOR, dl, DestVT, Src.ShuffleVec, in ReconstructShuffle()
8240 Src.ShuffleVec = DAG.getNode(ARMISD::VEXT, dl, DestVT, VEXTSrc1, in ReconstructShuffle()
/openbsd-src/gnu/llvm/llvm/lib/Target/VE/
H A DVECustomDAG.h190 SDValue getUnpack(EVT DestVT, SDValue Vec, PackElem Part, SDValue AVL) const;
191 SDValue getPack(EVT DestVT, SDValue LoVec, SDValue HiVec, SDValue AVL) const;
H A DVECustomDAG.cpp480 SDValue VECustomDAG::getUnpack(EVT DestVT, SDValue Vec, PackElem Part, in getUnpack() argument
487 return DAG.getNode(OC, DL, DestVT, Vec, AVL); in getUnpack()
490 SDValue VECustomDAG::getPack(EVT DestVT, SDValue LoVec, SDValue HiVec, in getPack() argument
495 return DAG.getNode(VEISD::VEC_PACK, DL, DestVT, LoVec, HiVec, AVL); in getPack()
/openbsd-src/gnu/llvm/llvm/lib/CodeGen/SelectionDAG/
H A DLegalizeDAG.cpp159 SDValue EmitStackConvert(SDValue SrcOp, EVT SlotVT, EVT DestVT,
161 SDValue EmitStackConvert(SDValue SrcOp, EVT SlotVT, EVT DestVT,
878 EVT DestVT = Node->getValueType(0); in LegalizeLoadOps() local
879 if (!TLI.isLoadExtLegal(ISD::EXTLOAD, DestVT, SrcVT)) { in LegalizeLoadOps()
905 EVT IDestVT = DestVT.changeTypeToInteger(); in LegalizeLoadOps()
910 Value = DAG.getNode(ISD::FP16_TO_FP, dl, DestVT, Result); in LegalizeLoadOps()
1735 EVT DestVT, const SDLoc &dl) { in EmitStackConvert() argument
1736 return EmitStackConvert(SrcOp, SlotVT, DestVT, dl, DAG.getEntryNode()); in EmitStackConvert()
1740 EVT DestVT, const SDLoc &dl, in EmitStackConvert() argument
1743 Type *DestType = DestVT.getTypeForEVT(*DAG.getContext()); in EmitStackConvert()
[all …]
H A DLegalizeTypes.cpp899 EVT DestVT) { in CreateStackStoreLoad() argument
906 Align DestAlign = DAG.getReducedAlign(DestVT, /*UseABI=*/false); in CreateStackStoreLoad()
915 return DAG.getLoad(DestVT, dl, Store, StackPtr, MachinePointerInfo(), Align); in CreateStackStoreLoad()
H A DSelectionDAGBuilder.cpp3283 EVT DestVT = DAG.getTargetLoweringInfo().getValueType(DAG.getDataLayout(), in visitICmp() local
3285 setValue(&I, DAG.getSetCC(getCurSDLoc(), DestVT, Op1, Op2, Opcode)); in visitICmp()
3306 EVT DestVT = DAG.getTargetLoweringInfo().getValueType(DAG.getDataLayout(), in visitFCmp() local
3308 setValue(&I, DAG.getSetCC(getCurSDLoc(), DestVT, Op1, Op2, Condition)); in visitFCmp()
3458 EVT DestVT = DAG.getTargetLoweringInfo().getValueType(DAG.getDataLayout(), in visitTrunc() local
3460 setValue(&I, DAG.getNode(ISD::TRUNCATE, getCurSDLoc(), DestVT, N)); in visitTrunc()
3467 EVT DestVT = DAG.getTargetLoweringInfo().getValueType(DAG.getDataLayout(), in visitZExt() local
3469 setValue(&I, DAG.getNode(ISD::ZERO_EXTEND, getCurSDLoc(), DestVT, N)); in visitZExt()
3476 EVT DestVT = DAG.getTargetLoweringInfo().getValueType(DAG.getDataLayout(), in visitSExt() local
3478 setValue(&I, DAG.getNode(ISD::SIGN_EXTEND, getCurSDLoc(), DestVT, N)); in visitSExt()
[all …]
H A DLegalizeTypes.h219 SDValue CreateStackStoreLoad(SDValue Op, EVT DestVT);
H A DLegalizeVectorTypes.cpp386 EVT DestVT = N->getValueType(0).getVectorElementType(); in ScalarizeVecRes_UnaryOp() local
404 return DAG.getNode(N->getOpcode(), SDLoc(N), DestVT, Op, N->getFlags()); in ScalarizeVecRes_UnaryOp()
2291 EVT DestVT = N->getValueType(0); in SplitVecRes_ExtendOp() local
2293 std::tie(LoVT, HiVT) = DAG.GetSplitDestVTs(DestVT); in SplitVecRes_ExtendOp()
2309 SrcVT.getScalarSizeInBits() * 2 < DestVT.getScalarSizeInBits()) { in SplitVecRes_ExtendOp()
/openbsd-src/gnu/llvm/llvm/lib/Target/AMDGPU/
H A DAMDGPUISelLowering.cpp895 bool AMDGPUTargetLowering::isNarrowingProfitable(EVT SrcVT, EVT DestVT) const { in isNarrowingProfitable()
902 return SrcVT.getSizeInBits() > 32 && DestVT.getSizeInBits() == 32; in isNarrowingProfitable()
2563 EVT DestVT = Op.getValueType(); in LowerUINT_TO_FP() local
2568 if (DestVT == MVT::f16) in LowerUINT_TO_FP()
2574 return DAG.getNode(ISD::UINT_TO_FP, DL, DestVT, Ext); in LowerUINT_TO_FP()
2579 if (Subtarget->has16BitInsts() && DestVT == MVT::f16) { in LowerUINT_TO_FP()
2591 if (DestVT == MVT::f32) in LowerUINT_TO_FP()
2594 assert(DestVT == MVT::f64); in LowerUINT_TO_FP()
2600 EVT DestVT = Op.getValueType(); in LowerSINT_TO_FP() local
2606 if (DestVT == MVT::f16) in LowerSINT_TO_FP()
[all …]
H A DSIISelLowering.h267 bool isFPExtFoldable(const SelectionDAG &DAG, unsigned Opcode, EVT DestVT,
H A DSIISelLowering.cpp816 EVT DestVT, EVT SrcVT) const { in isFPExtFoldable() argument
819 DestVT.getScalarType() == MVT::f32 && in isFPExtFoldable()
/openbsd-src/gnu/llvm/llvm/lib/CodeGen/
H A DTargetLoweringBase.cpp1145 MVT DestVT = TLI->getRegisterType(NewVT); in getVectorTypeBreakdownMVT() local
1146 RegisterVT = DestVT; in getVectorTypeBreakdownMVT()
1147 if (EVT(DestVT).bitsLT(NewVT)) // Value is expanded, e.g. i64 -> i16. in getVectorTypeBreakdownMVT()
1148 return NumVectorRegs * (LaneSizeInBits / DestVT.getScalarSizeInBits()); in getVectorTypeBreakdownMVT()
1626 MVT DestVT = getRegisterType(Context, NewVT); in getVectorTypeBreakdown() local
1627 RegisterVT = DestVT; in getVectorTypeBreakdown()
1629 if (EVT(DestVT).bitsLT(NewVT)) { // Value is expanded, e.g. i64 -> i16. in getVectorTypeBreakdown()
1634 return NumVectorRegs*(NewVTSize/DestVT.getSizeInBits()); in getVectorTypeBreakdown()
/openbsd-src/gnu/llvm/llvm/include/llvm/CodeGen/
H A DTargetLowering.h2494 void AddPromotedToType(unsigned Opc, MVT OrigVT, MVT DestVT) { in AddPromotedToType() argument
2495 PromoteToType[std::make_pair(Opc, OrigVT.SimpleTy)] = DestVT.SimpleTy; in AddPromotedToType()
2500 void setOperationPromotedToType(unsigned Opc, MVT OrigVT, MVT DestVT) { in setOperationPromotedToType() argument
2502 AddPromotedToType(Opc, OrigVT, DestVT); in setOperationPromotedToType()
2929 virtual bool isFPExtFree(EVT DestVT, EVT SrcVT) const { in isFPExtFree() argument
2930 assert(SrcVT.isFloatingPoint() && DestVT.isFloatingPoint() && in isFPExtFree()
2947 EVT DestVT, EVT SrcVT) const { in isFPExtFoldable() argument
2948 assert(DestVT.isFloatingPoint() && SrcVT.isFloatingPoint() && in isFPExtFoldable()
2950 return isFPExtFree(DestVT, SrcVT); in isFPExtFoldable()
/openbsd-src/gnu/llvm/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp21148 MVT DestVT = Cast.getSimpleValueType(); in vectorizeExtractedCast() local
21158 MVT ToVT = MVT::getVectorVT(DestVT, NumEltsInXMM); in vectorizeExtractedCast()
21178 return DAG.getNode(ISD::EXTRACT_VECTOR_ELT, DL, DestVT, VCast, in vectorizeExtractedCast()
25950 MVT DestVT = VT == MVT::v2i64 ? MVT::v4i32 : VT; in LowerEXTEND_VECTOR_INREG() local
25952 unsigned DestWidth = DestVT.getScalarSizeInBits(); in LowerEXTEND_VECTOR_INREG()
25956 unsigned DestElts = DestVT.getVectorNumElements(); in LowerEXTEND_VECTOR_INREG()
25965 Curr = DAG.getBitcast(DestVT, Curr); in LowerEXTEND_VECTOR_INREG()
25968 SignExt = DAG.getNode(X86ISD::VSRAI, dl, DestVT, Curr, in LowerEXTEND_VECTOR_INREG()