| /openbsd-src/gnu/llvm/llvm/lib/Target/AVR/ |
| H A D | AVRInstrInfo.h | 31 enum CondCodes { enum
69 const MCInstrDesc &getBrCond(AVRCC::CondCodes CC) const;
70 AVRCC::CondCodes getCondFromBranchOpc(unsigned Opc) const;
71 AVRCC::CondCodes getOppositeCondition(AVRCC::CondCodes CC) const;
|
| H A D | AVRInstrInfo.cpp | 190 const MCInstrDesc &AVRInstrInfo::getBrCond(AVRCC::CondCodes CC) const { in getBrCond()
213 AVRCC::CondCodes AVRInstrInfo::getCondFromBranchOpc(unsigned Opc) const { in getCondFromBranchOpc()
236 AVRCC::CondCodes AVRInstrInfo::getOppositeCondition(AVRCC::CondCodes CC) const { in getOppositeCondition()
318 AVRCC::CondCodes BranchCode = getCondFromBranchOpc(I->getOpcode()); in analyzeBranch()
380 AVRCC::CondCodes OldBranchCode = (AVRCC::CondCodes)Cond[0].getImm(); in analyzeBranch()
415 AVRCC::CondCodes CC = (AVRCC::CondCodes)Cond[0].getImm(); in insertBranch()
468 AVRCC::CondCodes CC = static_cast<AVRCC::CondCodes>(Cond[0].getImm()); in reverseBranchCondition()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/ARM/ |
| H A D | Thumb2ITBlockPass.cpp | 67 ARMCC::CondCodes CC, ARMCC::CondCodes OCC,
137 ARMCC::CondCodes CC, ARMCC::CondCodes OCC, in MoveCopyOutOfITBlock()
187 ARMCC::CondCodes NCC = getITInstrPredicate(*I, NPredReg); in MoveCopyOutOfITBlock()
203 ARMCC::CondCodes CC = getITInstrPredicate(*MI, PredReg); in InsertITInstructions()
226 ARMCC::CondCodes OCC = ARMCC::getOppositeCondition(CC); in InsertITInstructions()
244 ARMCC::CondCodes NCC = getITInstrPredicate(*NMI, NPredReg); in InsertITInstructions()
|
| H A D | ARMLoadStoreOptimizer.cpp | 175 ARMCC::CondCodes Pred, unsigned PredReg);
179 ARMCC::CondCodes Pred, unsigned PredReg, const DebugLoc &DL,
185 ARMCC::CondCodes Pred, unsigned PredReg, const DebugLoc &DL,
489 ARMCC::CondCodes Pred, in UpdateBaseRegUses()
630 ARMCC::CondCodes Pred, unsigned PredReg, const DebugLoc &DL, in CreateLoadStoreMulti()
837 ARMCC::CondCodes Pred, unsigned PredReg, const DebugLoc &DL, in CreateLoadStoreDouble()
908 ARMCC::CondCodes Pred = getInstrPredicate(*First, PredReg); in MergeOpsUpdate()
1191 ARMCC::CondCodes Pred, Register PredReg) { in isIncrementOrDecrement()
1223 ARMCC::CondCodes Pred, Register PredReg, int &Offset) { in findIncDecBefore()
1243 ARMCC::CondCodes Pred, Register PredReg, int &Offset, in findIncDecAfter()
[all …]
|
| H A D | ARMBaseInstrInfo.h | 165 ARMCC::CondCodes getPredicate(const MachineInstr &MI) const { in getPredicate()
167 return PIdx != -1 ? (ARMCC::CondCodes)MI.getOperand(PIdx).getImm() in getPredicate()
542 static inline std::array<MachineOperand, 2> predOps(ARMCC::CondCodes Pred,
783 ARMCC::CondCodes getInstrPredicate(const MachineInstr &MI, Register &PredReg);
799 ARMCC::CondCodes Pred, Register PredReg,
806 ARMCC::CondCodes Pred, Register PredReg,
|
| H A D | ThumbRegisterInfo.h | 42 int Val, ARMCC::CondCodes Pred = ARMCC::AL,
|
| H A D | Thumb2InstrInfo.h | 78 ARMCC::CondCodes getITInstrPredicate(const MachineInstr &MI, Register &PredReg);
|
| H A D | ARMInstructionSelector.cpp | 54 ARMCC::CondCodes Cond, unsigned LHSReg, unsigned RHSReg,
391 static std::pair<ARMCC::CondCodes, ARMCC::CondCodes>
393 std::pair<ARMCC::CondCodes, ARMCC::CondCodes> Preds = {ARMCC::AL, ARMCC::AL}; in getComparePreds()
575 ARMCC::CondCodes Cond, in insertComparison()
|
| H A D | MLxExpansionPass.cpp | 281 ARMCC::CondCodes Pred = (ARMCC::CondCodes)MI->getOperand(NextOp).getImm(); in ExpandFPMLxInstruction()
|
| H A D | ThumbRegisterInfo.cpp | 65 ARMCC::CondCodes Pred, unsigned PredReg, in emitThumb1LoadConstPool()
85 ARMCC::CondCodes Pred, unsigned PredReg, in emitThumb2LoadConstPool()
106 ARMCC::CondCodes Pred, Register PredReg, unsigned MIFlags) const { in emitLoadConstPool()
|
| H A D | Thumb2SizeReduction.cpp | 187 bool is2Addr, ARMCC::CondCodes Pred,
331 bool is2Addr, ARMCC::CondCodes Pred, in VerifyPredAndCC()
801 ARMCC::CondCodes Pred = getInstrPredicate(*MI, PredReg); in ReduceTo2Addr()
893 ARMCC::CondCodes Pred = getInstrPredicate(*MI, PredReg); in ReduceToNarrow()
|
| H A D | ARMBaseRegisterInfo.h | 216 int Val, ARMCC::CondCodes Pred = ARMCC::AL,
|
| H A D | ARMBaseRegisterInfo.cpp | 499 ARMCC::CondCodes Pred, Register PredReg, unsigned MIFlags) const { in emitLoadConstPool()
850 ARMCC::CondCodes Pred = (PIdx == -1) in eliminateFrameIndex()
851 ? ARMCC::AL : (ARMCC::CondCodes)MI.getOperand(PIdx).getImm(); in eliminateFrameIndex()
|
| H A D | Thumb2InstrInfo.cpp | 74 ARMCC::CondCodes CC = getInstrPredicate(*Tail, PredReg); in ReplaceTailWithBranchTo()
295 ARMCC::CondCodes Pred, Register PredReg, in emitT2RegPlusImmediate()
768 ARMCC::CondCodes llvm::getITInstrPredicate(const MachineInstr &MI, in getITInstrPredicate()
|
| H A D | ARMBaseInstrInfo.cpp | 217 ARMCC::CondCodes Pred = (ARMCC::CondCodes)MI.getOperand(NumOps - 1).getImm(); in convertToThreeAddress()
553 ARMCC::CondCodes CC = (ARMCC::CondCodes)(int)Cond[0].getImm(); in reverseBranchCondition()
597 CC += ARMCondCodeToString((ARMCC::CondCodes)Op.getImm()); in createMIROperandComment()
640 ARMCC::CondCodes CC1 = (ARMCC::CondCodes)Pred1[0].getImm(); in SubsumesPredicate()
641 ARMCC::CondCodes CC2 = (ARMCC::CondCodes)Pred2[0].getImm(); in SubsumesPredicate()
2246 ARMCC::CondCodes llvm::getInstrPredicate(const MachineInstr &MI, in getInstrPredicate()
2255 return (ARMCC::CondCodes)MI.getOperand(PIdx).getImm(); in getInstrPredicate()
2278 ARMCC::CondCodes CC = getInstrPredicate(MI, PredReg); in commuteInstructionImpl()
2391 NewMI.addImm(ARMCC::getOppositeCondition(ARMCC::CondCodes(CondCode))); in optimizeSelect()
2485 ARMCC::CondCodes Pred, Register PredReg, in emitARMRegPlusImmediate()
[all …]
|
| H A D | MVETPAndVPTOptimisationsPass.cpp | 574 static ARMCC::CondCodes GetCondCode(MachineInstr &Instr) { in GetCondCode()
576 return ARMCC::CondCodes(Instr.getOperand(3).getImm()); in GetCondCode()
593 ARMCC::CondCodes ExpectedCode = GetCondCode(Cond); in IsVPNOTEquivalent()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/ARM/Utils/ |
| H A D | ARMBaseInfo.h | 30 enum CondCodes { // Meaning (integer) Meaning (floating-point) enum
48 inline static CondCodes getOppositeCondition(CondCodes CC) { in getOppositeCondition()
71 inline static ARMCC::CondCodes getSwappedCondition(ARMCC::CondCodes CC) { in getSwappedCondition()
146 inline static const char *ARMCondCodeToString(ARMCC::CondCodes CC) { in ARMCondCodeToString()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/MSP430/ |
| H A D | MSP430InstrInfo.cpp | 136 MSP430CC::CondCodes CC = static_cast<MSP430CC::CondCodes>(Cond[0].getImm()); in reverseBranchCondition()
219 MSP430CC::CondCodes BranchCode = in analyzeBranch()
220 static_cast<MSP430CC::CondCodes>(I->getOperand(1).getImm()); in analyzeBranch()
242 MSP430CC::CondCodes OldBranchCode = (MSP430CC::CondCodes)Cond[0].getImm(); in analyzeBranch()
|
| H A D | MSP430.h | 22 enum CondCodes { enum
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/Sparc/ |
| H A D | Sparc.h | 41 enum CondCodes { enum
105 inline static const char *SPARCCondCodeToString(SPCC::CondCodes CC) { in SPARCCondCodeToString()
|
| H A D | SparcInstrInfo.cpp | 80 static SPCC::CondCodes GetOppositeBranchCondition(SPCC::CondCodes CC) in GetOppositeBranchCondition()
371 SPCC::CondCodes CC = static_cast<SPCC::CondCodes>(Cond[1].getImm()); in reverseBranchCondition()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/NVPTX/ |
| H A D | NVPTX.h | 28 enum CondCodes { enum
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/ARM/MCTargetDesc/ |
| H A D | ARMInstPrinter.cpp | 961 ARMCC::CondCodes CC = (ARMCC::CondCodes)MI->getOperand(OpNum).getImm(); in printPredicateOperand()
972 if ((ARMCC::CondCodes)MI->getOperand(OpNum).getImm() == ARMCC::HS) in printMandatoryRestrictedPredicateOperand()
982 ARMCC::CondCodes CC = (ARMCC::CondCodes)MI->getOperand(OpNum).getImm(); in printMandatoryPredicateOperand()
990 ARMCC::CondCodes CC = (ARMCC::CondCodes)MI->getOperand(OpNum).getImm(); in printMandatoryInvertedPredicateOperand()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/Sparc/MCTargetDesc/ |
| H A D | SparcInstPrinter.cpp | 209 O << SPARCCondCodeToString((SPCC::CondCodes)CC); in printCCOperand()
|
| /openbsd-src/gnu/llvm/llvm/tools/llvm-exegesis/lib/X86/ |
| H A D | Target.cpp | 967 auto CondCodes = enum_seq_inclusive(X86::CondCode::COND_O, in generateInstructionVariants() local
970 Choices.reserve(CondCodes.size()); in generateInstructionVariants()
971 for (int CondCode : CondCodes) in generateInstructionVariants()
|