Home
last modified time | relevance | path

Searched refs:AddSub (Results 1 – 9 of 9) sorted by relevance

/openbsd-src/gnu/llvm/llvm/lib/Target/X86/MCTargetDesc/
H A DX86BaseInfo.h120 AddSub, enumerator
268 return FirstMacroFusionInstKind::AddSub; in classifyFirstOpcodeInMacroFusion()
345 case X86::FirstMacroFusionInstKind::AddSub: in isMacroFused()
/openbsd-src/gnu/llvm/llvm/lib/Target/ARM/
H A DARMISelDAGToDAG.cpp730 ARM_AM::AddrOpc AddSub = ARM_AM::add; in SelectLdStSOReg() local
732 AddSub = ARM_AM::sub; in SelectLdStSOReg()
738 Opc = CurDAG->getTargetConstant(ARM_AM::getAM2Opc(AddSub, ShAmt, in SelectLdStSOReg()
761 ARM_AM::AddrOpc AddSub = N.getOpcode() == ISD::SUB ? ARM_AM::sub:ARM_AM::add; in SelectLdStSOReg() local
824 Opc = CurDAG->getTargetConstant(ARM_AM::getAM2Opc(AddSub, ShAmt, ShOpcVal), in SelectLdStSOReg()
835 ARM_AM::AddrOpc AddSub = (AM == ISD::PRE_INC || AM == ISD::POST_INC) in SelectAddrMode2OffsetReg() local
860 Opc = CurDAG->getTargetConstant(ARM_AM::getAM2Opc(AddSub, ShAmt, ShOpcVal), in SelectAddrMode2OffsetReg()
871 ARM_AM::AddrOpc AddSub = (AM == ISD::PRE_INC || AM == ISD::POST_INC) in SelectAddrMode2OffsetImmPre() local
875 if (AddSub == ARM_AM::sub) Val *= -1; in SelectAddrMode2OffsetImmPre()
891 ARM_AM::AddrOpc AddSub = (AM == ISD::PRE_INC || AM == ISD::POST_INC) in SelectAddrMode2OffsetImm() local
[all …]
H A DARMLoadStoreOptimizer.cpp1521 ARM_AM::AddrOpc AddSub = Offset < 0 ? ARM_AM::sub : ARM_AM::add; in MergeBaseUpdateLoadStore() local
1555 int Imm = ARM_AM::getAM2Opc(AddSub, abs(Offset), ARM_AM::no_shift); in MergeBaseUpdateLoadStore()
1585 int Imm = ARM_AM::getAM2Opc(AddSub, abs(Offset), ARM_AM::no_shift); in MergeBaseUpdateLoadStore()
2307 ARM_AM::AddrOpc AddSub = ARM_AM::add; in CanFormLdStDWord() local
2309 AddSub = ARM_AM::sub; in CanFormLdStDWord()
2315 Offset = ARM_AM::getAM3Opc(AddSub, OffImm); in CanFormLdStDWord()
/openbsd-src/gnu/llvm/llvm/lib/Transforms/InstCombine/
H A DInstCombineCalls.cpp897 BinaryOperator *AddSub; in matchSAddSubSat() local
900 if (!match(MinMax2, m_SMax(m_BinOp(AddSub), m_APInt(MinValue)))) in matchSAddSubSat()
904 if (!match(MinMax2, m_SMin(m_BinOp(AddSub), m_APInt(MaxValue)))) in matchSAddSubSat()
921 if (!MinMax2->hasOneUse() || !AddSub->hasOneUse()) in matchSAddSubSat()
928 if (AddSub->getOpcode() == Instruction::Add) in matchSAddSubSat()
930 else if (AddSub->getOpcode() == Instruction::Sub) in matchSAddSubSat()
937 if (ComputeMaxSignificantBits(AddSub->getOperand(0), 0, AddSub) > in matchSAddSubSat()
939 ComputeMaxSignificantBits(AddSub->getOperand(1), 0, AddSub) > NewBitWidth) in matchSAddSubSat()
944 Value *AT = Builder.CreateTrunc(AddSub->getOperand(0), NewTy); in matchSAddSubSat()
945 Value *BT = Builder.CreateTrunc(AddSub->getOperand(1), NewTy); in matchSAddSubSat()
/openbsd-src/gnu/llvm/llvm/lib/Target/ARM/AsmParser/
H A DARMAsmParser.cpp2962 ARM_AM::AddrOpc AddSub = Val < 0 ? ARM_AM::sub : ARM_AM::add; in addAddrMode2Operands() local
2968 Val = ARM_AM::getAM2Opc(AddSub, Val, ARM_AM::no_shift); in addAddrMode2Operands()
2987 ARM_AM::AddrOpc AddSub = Val < 0 ? ARM_AM::sub : ARM_AM::add; in addAM2OffsetImmOperands() local
2991 Val = ARM_AM::getAM2Opc(AddSub, Val, ARM_AM::no_shift); in addAM2OffsetImmOperands()
3015 ARM_AM::AddrOpc AddSub = Val < 0 ? ARM_AM::sub : ARM_AM::add; in addAddrMode3Operands() local
3021 Val = ARM_AM::getAM3Opc(AddSub, Val); in addAddrMode3Operands()
3047 ARM_AM::AddrOpc AddSub = Val < 0 ? ARM_AM::sub : ARM_AM::add; in addAM3OffsetOperands() local
3051 Val = ARM_AM::getAM3Opc(AddSub, Val); in addAM3OffsetOperands()
3073 ARM_AM::AddrOpc AddSub = Val < 0 ? ARM_AM::sub : ARM_AM::add; in addAddrMode5Operands() local
3079 Val = ARM_AM::getAM5Opc(AddSub, Val); in addAddrMode5Operands()
[all …]
/openbsd-src/gnu/llvm/llvm/lib/Target/AArch64/
H A DSVEInstrFormats.td188 def SVEAddSubImmOperand8 : SVEShiftedImmOperand<8, "AddSub", "isSVEAddSubImm<int8_t>">;
189 def SVEAddSubImmOperand16 : SVEShiftedImmOperand<16, "AddSub", "isSVEAddSubImm<int16_t>">;
190 def SVEAddSubImmOperand32 : SVEShiftedImmOperand<32, "AddSub", "isSVEAddSubImm<int32_t>">;
191 def SVEAddSubImmOperand64 : SVEShiftedImmOperand<64, "AddSub", "isSVEAddSubImm<int64_t>">;
H A DAArch64InstrInfo.td1770 defm ADD : AddSub<0, "add", "sub", add>;
1771 defm SUB : AddSub<1, "sub", "add">;
H A DAArch64InstrFormats.td2717 multiclass AddSub<bit isSub, string mnemonic, string alias,
/openbsd-src/gnu/llvm/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp11266 if (SDValue AddSub = lowerToAddSubOrFMAddSub(BV, Subtarget, DAG)) in LowerBUILD_VECTOR() local
11267 return AddSub; in LowerBUILD_VECTOR()
41891 if (SDValue AddSub = combineShuffleToAddSubOrFMAddSub(N, Subtarget, DAG)) in combineShuffle() local
41892 return AddSub; in combineShuffle()