Home
last modified time | relevance | path

Searched refs:vtaps (Results 1 – 19 of 19) sorted by relevance

/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dcn10/
H A Damdgpu_dcn10_dpp_dscl.c473 bool dpp1_dscl_is_lb_conf_valid(int ceil_vratio, int num_partitions, int vtaps) in dpp1_dscl_is_lb_conf_valid() argument
476 return vtaps <= (num_partitions - ceil_vratio + 2); in dpp1_dscl_is_lb_conf_valid()
478 return vtaps <= num_partitions; in dpp1_dscl_is_lb_conf_valid()
486 int vtaps = scl_data->taps.v_taps; in dpp1_dscl_find_lb_memory_config() local
498 if (dpp1_dscl_is_lb_conf_valid(ceil_vratio, num_part_y, vtaps) in dpp1_dscl_find_lb_memory_config()
505 if (dpp1_dscl_is_lb_conf_valid(ceil_vratio, num_part_y, vtaps) in dpp1_dscl_find_lb_memory_config()
514 if (dpp1_dscl_is_lb_conf_valid(ceil_vratio, num_part_y, vtaps) in dpp1_dscl_find_lb_memory_config()
523 ASSERT(dpp1_dscl_is_lb_conf_valid(ceil_vratio, num_part_y, vtaps) in dpp1_dscl_find_lb_memory_config()
H A Ddcn10_dpp.h1389 int vtaps);
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dml/dcn21/
H A Damdgpu_display_mode_vba_21.c168 double vtaps,
326 unsigned int vtaps[],
1214 double vtaps, in CalculatePrefetchSourceLines() argument
1225 *VInitPreFill = dml_floor((VRatio + vtaps + 1) / 2.0, 1); in CalculatePrefetchSourceLines()
1227 *VInitPreFill = dml_floor((VRatio + vtaps + 1 + Interlace * 0.5 * VRatio) / 2.0, 1); in CalculatePrefetchSourceLines()
1520 mode_lib->vba.vtaps[k] / 6.0 in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1530 if ((mode_lib->vba.htaps[k] > 6 || mode_lib->vba.vtaps[k] > 6) in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1867 mode_lib->vba.vtaps[k], in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2452 mode_lib->vba.vtaps, in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
3418 || mode_lib->vba.vtaps[k] != 1.0)) { in dml21_ModeSupportAndSystemConfigurationFull()
[all …]
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/calcs/
H A Damdgpu_dcn_calc_auto.c104 v->vtaps[k] = v->override_vta_ps[k]; in scaler_settings_calculation()
107 v->vtaps[k] = v->acceptable_quality_vta_ps; in scaler_settings_calculation()
137 … > v->max_vscl_ratio || v->h_ratio[k] > v->htaps[k] || v->v_ratio[k] > v->vtaps[k] || (v->source_p… in mode_support_and_system_configuration()
336 …v->min_dppclk_using_single_dpp[k] = v->pixel_clock[k] *dcn_bw_max3(v->vtaps[k] / 6.0 *dcn_bw_min2(… in mode_support_and_system_configuration()
345 …v->min_dppclk_using_single_dpp[k] = v->pixel_clock[k] *dcn_bw_max5(v->vtaps[k] / 6.0 *dcn_bw_min2(… in mode_support_and_system_configuration()
432 …v->number_of_dpp_required_for_lb_size =dcn_bw_ceil2((v->vtaps[k] +dcn_bw_max2(dcn_bw_ceil2(v->v_ra… in mode_support_and_system_configuration()
435 …v->number_of_dpp_required_for_lb_size =dcn_bw_max2(dcn_bw_ceil2((v->vtaps[k] +dcn_bw_max2(dcn_bw_c… in mode_support_and_system_configuration()
559 …(v->swath_width_yper_state[i][j][k] /dcn_bw_max2(v->h_ratio[k], 1.0)), 1.0)) - (v->vtaps[k] - 1.0); in mode_support_and_system_configuration()
752 …v->v_init_y = (v->v_ratio[k] + v->vtaps[k] + 1.0 + v->interlace_output[k] * 0.5 * v->v_ratio[k]) /… in mode_support_and_system_configuration()
764 …v->v_init_c = (v->v_ratio[k] / 2.0 + v->vtaps[k] + 1.0 + v->interlace_output[k] * 0.5 * v->v_ratio… in mode_support_and_system_configuration()
[all …]
H A Damdgpu_dcn_calcs.c395 input->scale_taps.vtaps = pipe->plane_res.scl_data.taps.v_taps; in pipe_ctx_to_e2e_pipe_params()
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dml/dcn20/
H A Damdgpu_display_mode_vba_20v2.c154 double vtaps,
880 double vtaps, in CalculatePrefetchSourceLines() argument
891 *VInitPreFill = dml_floor((VRatio + vtaps + 1) / 2.0, 1); in CalculatePrefetchSourceLines()
893 *VInitPreFill = dml_floor((VRatio + vtaps + 1 + Interlace * 0.5 * VRatio) / 2.0, 1); in CalculatePrefetchSourceLines()
1201 mode_lib->vba.vtaps[k] / 6.0 in dml20v2_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1211 if ((mode_lib->vba.htaps[k] > 6 || mode_lib->vba.vtaps[k] > 6) in dml20v2_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1937 mode_lib->vba.vtaps[k], in dml20v2_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2461 1)) - (mode_lib->vba.vtaps[k] - 1); in dml20v2_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
3350 || mode_lib->vba.vtaps[k] != 1.0)) { in dml20v2_ModeSupportAndSystemConfigurationFull()
3352 } else if (mode_lib->vba.vtaps[k] < 1.0 || mode_lib->vba.vtaps[k] > 8.0 in dml20v2_ModeSupportAndSystemConfigurationFull()
[all …]
H A Damdgpu_display_mode_vba_20.c130 double vtaps,
820 double vtaps, in CalculatePrefetchSourceLines() argument
831 *VInitPreFill = dml_floor((VRatio + vtaps + 1) / 2.0, 1); in CalculatePrefetchSourceLines()
833 *VInitPreFill = dml_floor((VRatio + vtaps + 1 + Interlace * 0.5 * VRatio) / 2.0, 1); in CalculatePrefetchSourceLines()
1141 mode_lib->vba.vtaps[k] / 6.0 in dml20_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1151 if ((mode_lib->vba.htaps[k] > 6 || mode_lib->vba.vtaps[k] > 6) in dml20_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1901 mode_lib->vba.vtaps[k], in dml20_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2427 1)) - (mode_lib->vba.vtaps[k] - 1); in dml20_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
3313 || mode_lib->vba.vtaps[k] != 1.0)) { in dml20_ModeSupportAndSystemConfigurationFull()
3315 } else if (mode_lib->vba.vtaps[k] < 1.0 || mode_lib->vba.vtaps[k] > 8.0 in dml20_ModeSupportAndSystemConfigurationFull()
[all …]
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
H A Damdgpu_dce_v8_0.c648 u32 vtaps; /* vertical scaler taps */ member
851 ((wm->vsc.full > b.full) && (wm->vtaps >= 3)) || in dce_v8_0_latency_watermark()
852 (wm->vtaps >= 5) || in dce_v8_0_latency_watermark()
941 if (lb_partitions <= (wm->vtaps + 1)) in dce_v8_0_check_latency_hiding()
1003 wm_high.vtaps = 1; in dce_v8_0_program_watermarks()
1005 wm_high.vtaps = 2; in dce_v8_0_program_watermarks()
1042 wm_low.vtaps = 1; in dce_v8_0_program_watermarks()
1044 wm_low.vtaps = 2; in dce_v8_0_program_watermarks()
H A Damdgpu_dce_v6_0.c511 u32 vtaps; /* vertical scaler taps */ member
714 ((wm->vsc.full > b.full) && (wm->vtaps >= 3)) || in dce_v6_0_latency_watermark()
715 (wm->vtaps >= 5) || in dce_v6_0_latency_watermark()
804 if (lb_partitions <= (wm->vtaps + 1)) in dce_v6_0_check_latency_hiding()
875 wm_high.vtaps = 1; in dce_v6_0_program_watermarks()
877 wm_high.vtaps = 2; in dce_v6_0_program_watermarks()
902 wm_low.vtaps = 1; in dce_v6_0_program_watermarks()
904 wm_low.vtaps = 2; in dce_v6_0_program_watermarks()
H A Damdgpu_dce_v10_0.c713 u32 vtaps; /* vertical scaler taps */ member
916 ((wm->vsc.full > b.full) && (wm->vtaps >= 3)) || in dce_v10_0_latency_watermark()
917 (wm->vtaps >= 5) || in dce_v10_0_latency_watermark()
1006 if (lb_partitions <= (wm->vtaps + 1)) in dce_v10_0_check_latency_hiding()
1068 wm_high.vtaps = 1; in dce_v10_0_program_watermarks()
1070 wm_high.vtaps = 2; in dce_v10_0_program_watermarks()
1107 wm_low.vtaps = 1; in dce_v10_0_program_watermarks()
1109 wm_low.vtaps = 2; in dce_v10_0_program_watermarks()
H A Damdgpu_dce_v11_0.c739 u32 vtaps; /* vertical scaler taps */ member
942 ((wm->vsc.full > b.full) && (wm->vtaps >= 3)) || in dce_v11_0_latency_watermark()
943 (wm->vtaps >= 5) || in dce_v11_0_latency_watermark()
1032 if (lb_partitions <= (wm->vtaps + 1)) in dce_v11_0_check_latency_hiding()
1094 wm_high.vtaps = 1; in dce_v11_0_program_watermarks()
1096 wm_high.vtaps = 2; in dce_v11_0_program_watermarks()
1133 wm_low.vtaps = 1; in dce_v11_0_program_watermarks()
1135 wm_low.vtaps = 2; in dce_v11_0_program_watermarks()
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dml/
H A Ddisplay_mode_structs.h307 unsigned int vtaps; member
H A Damdgpu_display_mode_vba.c422 mode_lib->vba.vtaps[mode_lib->vba.NumberOfActivePlanes] = taps->vtaps; in fetch_pipe_params()
H A Ddisplay_mode_vba.h286 unsigned int vtaps[DC__NUM_DPP__MAX]; member
/netbsd-src/sys/external/bsd/drm2/dist/drm/radeon/
H A Dradeon_evergreen.c1949 u32 vtaps; /* vertical scaler taps */ member
2086 ((wm->vsc.full > b.full) && (wm->vtaps >= 3)) || in evergreen_latency_watermark()
2087 (wm->vtaps >= 5) || in evergreen_latency_watermark()
2143 if (lb_partitions <= (wm->vtaps + 1)) in evergreen_check_latency_hiding()
2203 wm_high.vtaps = 1; in evergreen_program_watermarks()
2205 wm_high.vtaps = 2; in evergreen_program_watermarks()
2230 wm_low.vtaps = 1; in evergreen_program_watermarks()
2232 wm_low.vtaps = 2; in evergreen_program_watermarks()
H A Dradeon_si.c2077 u32 vtaps; /* vertical scaler taps */ member
2232 ((wm->vsc.full > b.full) && (wm->vtaps >= 3)) || in dce6_latency_watermark()
2233 (wm->vtaps >= 5) || in dce6_latency_watermark()
2291 if (lb_partitions <= (wm->vtaps + 1)) in dce6_check_latency_hiding()
2354 wm_high.vtaps = 1; in dce6_program_watermarks()
2356 wm_high.vtaps = 2; in dce6_program_watermarks()
2381 wm_low.vtaps = 1; in dce6_program_watermarks()
2383 wm_low.vtaps = 2; in dce6_program_watermarks()
H A Dradeon_cik.c8994 u32 vtaps; /* vertical scaler taps */ member
9197 ((wm->vsc.full > b.full) && (wm->vtaps >= 3)) || in dce8_latency_watermark()
9198 (wm->vtaps >= 5) || in dce8_latency_watermark()
9287 if (lb_partitions <= (wm->vtaps + 1)) in dce8_check_latency_hiding()
9350 wm_high.vtaps = 1; in dce8_program_watermarks()
9352 wm_high.vtaps = 2; in dce8_program_watermarks()
9390 wm_low.vtaps = 1; in dce8_program_watermarks()
9392 wm_low.vtaps = 2; in dce8_program_watermarks()
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/inc/
H A Ddcn_calcs.h205 float vtaps[number_of_planes_minus_one + 1]; member
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dcn20/
H A Damdgpu_dcn20_resource.c2094 pipes[pipe_cnt].pipe.scale_taps.vtaps = 1; in dcn20_populate_dml_pipes_from_context()
2159 pipes[pipe_cnt].pipe.scale_taps.vtaps = scl->taps.v_taps; in dcn20_populate_dml_pipes_from_context()