Home
last modified time | relevance | path

Searched refs:stream_count (Results 1 – 25 of 28) sorted by relevance

12

/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/clk_mgr/dce110/
H A Damdgpu_dce110_clk_mgr.c102 for (j = 0; j < context->stream_count; j++) { in dce110_get_min_vblank_time_us()
131 for (j = 0; j < context->stream_count; j++) { in dce110_fill_display_configs()
203 if (ASICREV_IS_VEGA20_P(dc->ctx->asic_id.hw_internal_rev) && (context->stream_count >= 2)) { in dce11_pplib_apply_display_requirements()
224 pp_display_cfg->min_dcfclock_khz = (context->stream_count > 4) ? in dce11_pplib_apply_display_requirements()
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/core/
H A Damdgpu_dc.c785 for (j = 0; j < context->stream_count; j++) { in disable_dangling_plane()
1034 if (context->stream_count != dc->current_state->stream_count) in context_changed()
1037 for (i = 0; i < dc->current_state->stream_count; i++) { in context_changed()
1166 uint8_t stream_count) in dc_enable_stereo() argument
1177 for (j = 0 ; pipe && j < stream_count; j++) { in dc_enable_stereo()
1201 for (i = 0; i < context->stream_count; i++) in dc_commit_state_no_check()
1207 for (i = 0; i < context->stream_count; i++) { in dc_commit_state_no_check()
1219 for (i = 0; i < context->stream_count; i++) { in dc_commit_state_no_check()
1240 if (context->stream_count > 1 && !dc->debug.disable_timing_sync) { in dc_commit_state_no_check()
1248 for (i = 0; i < context->stream_count; i++) { in dc_commit_state_no_check()
[all …]
H A Damdgpu_dc_resource.c1271 for (i = 0; i < context->stream_count; i++) in dc_add_plane_to_context()
1348 for (i = 0; i < context->stream_count; i++) in dc_remove_plane_from_context()
1419 for (i = 0; i < context->stream_count; i++) in dc_rem_all_planes_for_stream()
1702 for (i = 0; i < old_context->stream_count; i++) { in resource_is_stream_unchanged()
1723 if (new_ctx->stream_count >= dc->res_pool->timing_generator_count) { in dc_add_stream_to_ctx()
1728 new_ctx->streams[new_ctx->stream_count] = stream; in dc_add_stream_to_ctx()
1730 new_ctx->stream_count++; in dc_add_stream_to_ctx()
1789 for (i = 0; i < new_ctx->stream_count; i++) in dc_remove_stream_from_ctx()
1799 new_ctx->stream_count--; in dc_remove_stream_from_ctx()
1802 for (; i < new_ctx->stream_count; i++) { in dc_remove_stream_from_ctx()
[all …]
H A Damdgpu_dc_link.c1046 link->mst_stream_alloc_table.stream_count = 0; in dc_link_detect_helper()
1502 for (i = 0; i < state->stream_count; i++) { in enable_link_dp()
2053 link->mst_stream_alloc_table.stream_count == 0) { in disable_link()
2064 if (link->mst_stream_alloc_table.stream_count <= 0) in disable_link()
2675 ASSERT(proposed_table->stream_count - in update_mst_stream_alloc_table()
2676 link->mst_stream_alloc_table.stream_count < 2); in update_mst_stream_alloc_table()
2679 for (i = 0; i < proposed_table->stream_count; i++) { in update_mst_stream_alloc_table()
2681 for (j = 0; j < link->mst_stream_alloc_table.stream_count; j++) { in update_mst_stream_alloc_table()
2694 if (j == link->mst_stream_alloc_table.stream_count) { in update_mst_stream_alloc_table()
2704 link->mst_stream_alloc_table.stream_count = in update_mst_stream_alloc_table()
[all …]
H A Damdgpu_dc_link_hwss.c242 if (link->mst_stream_alloc_table.stream_count > 0) in dp_disable_link_phy_mst()
H A Damdgpu_dc_stream.c217 for (i = 0; i < state->stream_count; i++) { in dc_stream_get_status_from_state()
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/amdgpu_dm/
H A Damdgpu_dm_mst_types.c759 for (i = 0; i < dc_state->stream_count; i++) { in compute_mst_dsc_configs_for_link()
848 for (i = 0; i < dc_state->stream_count; i++) in compute_mst_dsc_configs_for_state()
851 for (i = 0; i < dc_state->stream_count; i++) { in compute_mst_dsc_configs_for_state()
875 for (j = 0; j < dc_state->stream_count; j++) { in compute_mst_dsc_configs_for_state()
881 for (i = 0; i < dc_state->stream_count; i++) { in compute_mst_dsc_configs_for_state()
H A Damdgpu_dm_helpers.c147 proposed_table->stream_count = 0; in get_payload_table()
163 proposed_table->stream_count]; in get_payload_table()
167 proposed_table->stream_count++; in get_payload_table()
H A Damdgpu_dm.c3960 int stream_count) in set_master_stream() argument
3964 for (j = 0; j < stream_count; j++) { in set_master_stream()
3976 for (j = 0; j < stream_count; j++) { in set_master_stream()
3986 if (context->stream_count < 2) in dm_enable_per_frame_crtc_master_sync()
3988 for (i = 0; i < context->stream_count ; i++) { in dm_enable_per_frame_crtc_master_sync()
3998 set_master_stream(context->streams, context->stream_count); in dm_enable_per_frame_crtc_master_sync()
5003 for (j = 0; j < dc_state->stream_count; j++) { in dm_update_mst_vcpi_slots_for_dsc()
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/include/
H A Dlink_service_types.h180 int stream_count; member
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dce/
H A Damdgpu_dce_link_encoder.c1253 if (table->stream_count >= 1) { in dce110_link_encoder_update_mst_stream_allocation_table()
1267 if (table->stream_count >= 2) { in dce110_link_encoder_update_mst_stream_allocation_table()
1281 if (table->stream_count >= 3) { in dce110_link_encoder_update_mst_stream_allocation_table()
1295 if (table->stream_count >= 4) { in dce110_link_encoder_update_mst_stream_allocation_table()
H A Ddce_clk_mgr.c503 for (j = 0; j < context->stream_count; j++) { in dce110_fill_display_configs()
554 for (j = 0; j < context->stream_count; j++) { in dce110_get_min_vblank_time_us()
644 pp_display_cfg->min_dcfclock_khz = (context->stream_count > 4)? in dce11_pplib_apply_display_requirements()
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dcn10/
H A Damdgpu_dcn10_link_encoder.c1220 if (table->stream_count >= 1) { in dcn10_link_encoder_update_mst_stream_allocation_table()
1234 if (table->stream_count >= 2) { in dcn10_link_encoder_update_mst_stream_allocation_table()
1248 if (table->stream_count >= 3) { in dcn10_link_encoder_update_mst_stream_allocation_table()
1262 if (table->stream_count >= 4) { in dcn10_link_encoder_update_mst_stream_allocation_table()
H A Damdgpu_dcn10_hw_sequencer.c1138 for (i = 0; i < context->stream_count; i++) { in dcn10_init_pipes()
2632 for (i = 0; i < context->stream_count; i++) { in dcn10_stereo_hw_frame_pack_wa()
2655 if (context->stream_count == 0) in dcn10_prepare_bandwidth()
2688 if (context->stream_count == 0) in dcn10_optimize_bandwidth()
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/clk_mgr/
H A Damdgpu_clk_mgr.c55 for (i = 0; i < context->stream_count; i++) { in clk_mgr_helper_get_active_display_cnt()
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/
H A Ddc_link.h57 int stream_count; member
H A Ddc_stream.h382 uint8_t stream_count);
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/inc/
H A Dcore_types.h366 uint8_t stream_count; member
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dce110/
H A Damdgpu_dce110_hw_sequencer.c1525 for (i = 0; i < context->stream_count; i++) { in get_edp_stream()
1594 for (i = 0; i < context->stream_count; i++) { in dce110_enable_accelerated_mode()
1799 if (context->stream_count != 1) in should_enable_fbc()
1926 pipe_ctx_old->plane_res.mi, dc->current_state->stream_count); in dce110_reset_hw_ctx_wrap()
2035 if (context->stream_count <= 0) in dce110_apply_ctx_to_hw()
2605 context->stream_count); in dce110_apply_ctx_for_surface()
H A Damdgpu_dce110_resource.c1030 for (i = 0; i < context->stream_count; i++) { in dce110_validate_surface_sets()
1154 context->stream_count); in dce110_acquire_underlay()
/netbsd-src/external/public-domain/xz/dist/src/xz/
H A Dlist.c710 print_adv_helper(uint64_t stream_count, uint64_t block_count, in print_adv_helper() argument
718 uint64_to_str(stream_count, 0)); in print_adv_helper()
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/calcs/
H A Damdgpu_dcn_calcs.c702 context->stream_count >= 2) in hack_bounding_box()
705 if (context->stream_count == 1 && in hack_bounding_box()
1037 && context->stream_count == 1 in dcn_validate_bandwidth()
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/clk_mgr/dcn21/
H A Damdgpu_rn_clk_mgr.c70 for (i = 0; i < context->stream_count; i++) { in rn_get_active_display_cnt_wa()
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dce100/
H A Damdgpu_dce100_resource.c846 for (i = 0; i < context->stream_count; i++) { in dce100_validate_surface_sets()
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dce80/
H A Damdgpu_dce80_resource.c880 for (i = 0; i < context->stream_count; i++) { in dce80_validate_surface_sets()

12