Home
last modified time | relevance | path

Searched refs:register (Results 1 – 25 of 2074) sorted by relevance

12345678910>>...83

/netbsd-src/external/gpl3/gdb/dist/sim/erc32/
H A DREADME.erc3213 - UART A RX and TX register (0x01f800e0)
14 - UART B RX and TX register (0x01f800e4)
15 - UART status register (0x01f800e8)
27 - Real-time clock scaler program register (0x01f80084, write-only)
28 - Real-time clock counter program register (0x01f80080, write-only)
31 - Real-time clock scaler program register (0x01f8008c, write-only)
32 - General purpose timer counter prog. register (0x01f80088, write-only)
34 - Timer control register (0x01f80098, write-only)
39 the exception of the interrupt shape register. Since external interrupts
40 are not possible, the interrupt shape register is not implemented. The
[all …]
/netbsd-src/external/gpl3/gdb.old/dist/sim/erc32/
H A DREADME.erc3213 - UART A RX and TX register (0x01f800e0)
14 - UART B RX and TX register (0x01f800e4)
15 - UART status register (0x01f800e8)
27 - Real-time clock scaler program register (0x01f80084, write-only)
28 - Real-time clock counter program register (0x01f80080, write-only)
31 - Real-time clock scaler program register (0x01f8008c, write-only)
32 - General purpose timer counter prog. register (0x01f80088, write-only)
34 - Timer control register (0x01f80098, write-only)
39 the exception of the interrupt shape register. Since external interrupts
40 are not possible, the interrupt shape register is not implemented. The
[all …]
/netbsd-src/sys/dev/microcode/aic7xxx/
H A Daic79xx.reg4 * Aic79xx register and scratch ram definitions.
94 * as the source and destination of any register accesses in our
95 * register window.
97 register MODE_PTR {
111 register INTSTAT {
128 register SEQINTCODE {
207 register CLRINT {
223 register ERROR {
238 register CLRERR {
254 register HCNTRL {
[all …]
H A Daic7xxx.reg2 * Aic7xxx register and scratch ram definitions.
57 register SCSISEQ {
74 register SXFRCTL0 {
90 register SXFRCTL1 {
106 register SCSISIGI {
133 * Writing to this register modifies the control signals on the bus. Only
137 register SCSISIGO {
162 * Contents of this register determine the Synchronous SCSI data transfer
167 register SCSIRATE {
183 register SCSIID {
[all …]
/netbsd-src/external/gpl3/gcc/dist/libsanitizer/sanitizer_common/
H A Dsanitizer_syscall_linux_riscv64.inc13 // About local register variables:
34 register u64 a7 asm("a7") = nr;
35 register u64 a0 asm("a0");
45 register u64 a7 asm("a7") = nr;
46 register u64 a0 asm("a0") = arg1;
56 register u64 a7 asm("a7") = nr;
57 register u64 a0 asm("a0") = arg1;
58 register u64 a1 asm("a1") = arg2;
69 register u64 a7 asm("a7") = nr;
70 register u64 a0 asm("a0") = arg1;
[all …]
H A Dsanitizer_syscall_linux_hexagon.inc37 register u32 r6 __asm__("r6") = n;
38 register u32 r0 __asm__("r0");
45 register u32 r6 __asm__("r6") = n;
46 register u32 r0 __asm__("r0") = a;
54 register u32 r6 __asm__("r6") = n;
55 register u32 r0 __asm__("r0") = a;
56 register u32 r1 __asm__("r1") = b;
64 register u32 r6 __asm__("r6") = n;
65 register u32 r0 __asm__("r0") = a;
66 register u32 r1 __asm__("r1") = b;
[all …]
H A Dsanitizer_syscall_linux_aarch64.inc16 register u64 x8 asm("x8") = nr;
17 register u64 x0 asm("x0");
28 register u64 x8 asm("x8") = nr;
29 register u64 x0 asm("x0") = arg1;
40 register u64 x8 asm("x8") = nr;
41 register u64 x0 asm("x0") = arg1;
42 register u64 x1 asm("x1") = arg2;
53 register u64 x8 asm("x8") = nr;
54 register u64 x0 asm("x0") = arg1;
55 register u64 x1 asm("x1") = arg2;
[all …]
H A Dsanitizer_syscall_linux_arm.inc16 register u32 r8 asm("r7") = nr;
17 register u32 r0 asm("r0");
28 register u32 r8 asm("r7") = nr;
29 register u32 r0 asm("r0") = arg1;
40 register u32 r8 asm("r7") = nr;
41 register u32 r0 asm("r0") = arg1;
42 register u32 r1 asm("r1") = arg2;
53 register u32 r8 asm("r7") = nr;
54 register u32 r0 asm("r0") = arg1;
55 register u32 r1 asm("r1") = arg2;
[all …]
/netbsd-src/sys/external/bsd/compiler_rt/dist/lib/sanitizer_common/
H A Dsanitizer_syscall_linux_arm.inc17 register u32 r8 asm("r7") = nr;
18 register u32 r0 asm("r0");
29 register u32 r8 asm("r7") = nr;
30 register u32 r0 asm("r0") = arg1;
41 register u32 r8 asm("r7") = nr;
42 register u32 r0 asm("r0") = arg1;
43 register u32 r1 asm("r1") = arg2;
54 register u32 r8 asm("r7") = nr;
55 register u32 r0 asm("r0") = arg1;
56 register u32 r1 asm("r1") = arg2;
[all …]
H A Dsanitizer_syscall_linux_aarch64.inc17 register u64 x8 asm("x8") = nr;
18 register u64 x0 asm("x0");
29 register u64 x8 asm("x8") = nr;
30 register u64 x0 asm("x0") = arg1;
41 register u64 x8 asm("x8") = nr;
42 register u64 x0 asm("x0") = arg1;
43 register u64 x1 asm("x1") = arg2;
54 register u64 x8 asm("x8") = nr;
55 register u64 x0 asm("x0") = arg1;
56 register u64 x1 asm("x1") = arg2;
[all …]
/netbsd-src/external/gpl3/gcc.old/dist/libsanitizer/sanitizer_common/
H A Dsanitizer_syscall_linux_arm.inc15 register u32 r8 asm("r7") = nr;
16 register u32 r0 asm("r0");
27 register u32 r8 asm("r7") = nr;
28 register u32 r0 asm("r0") = arg1;
39 register u32 r8 asm("r7") = nr;
40 register u32 r0 asm("r0") = arg1;
41 register u32 r1 asm("r1") = arg2;
52 register u32 r8 asm("r7") = nr;
53 register u32 r0 asm("r0") = arg1;
54 register u32 r1 asm("r1") = arg2;
[all …]
H A Dsanitizer_syscall_linux_aarch64.inc15 register u64 x8 asm("x8") = nr;
16 register u64 x0 asm("x0");
27 register u64 x8 asm("x8") = nr;
28 register u64 x0 asm("x0") = arg1;
39 register u64 x8 asm("x8") = nr;
40 register u64 x0 asm("x0") = arg1;
41 register u64 x1 asm("x1") = arg2;
52 register u64 x8 asm("x8") = nr;
53 register u64 x0 asm("x0") = arg1;
54 register u64 x1 asm("x1") = arg2;
[all …]
/netbsd-src/external/gpl3/gcc/dist/gcc/config/i386/
H A Dconstraints.md24 ;; Integer register constraints.
27 "Legacy register---the eight integer registers available on all
32 "Any register accessible as @code{@var{r}l}. In 32-bit mode, @code{a},
33 @code{b}, @code{c}, and @code{d}; in 64-bit mode, any integer register.")
36 "Any register accessible as @code{@var{r}h}: @code{a}, @code{b},
40 "@internal Any register that can be used as the index in a base+index
41 memory access: that is, any general register except the stack pointer.")
44 "The @code{a} register.")
47 "The @code{b} register.")
50 "The @code{c} register.")
[all …]
/netbsd-src/external/gpl3/gcc.old/dist/gcc/config/i386/
H A Dconstraints.md24 ;; Integer register constraints.
27 "Legacy register---the eight integer registers available on all
32 "Any register accessible as @code{@var{r}l}. In 32-bit mode, @code{a},
33 @code{b}, @code{c}, and @code{d}; in 64-bit mode, any integer register.")
36 "Any register accessible as @code{@var{r}h}: @code{a}, @code{b},
40 "@internal Any register that can be used as the index in a base+index
41 memory access: that is, any general register except the stack pointer.")
44 "The @code{a} register.")
47 "The @code{b} register.")
50 "The @code{c} register.")
[all …]
/netbsd-src/external/gpl3/binutils.old/dist/gas/doc/
H A Dc-v850.texi168 @cindex V850 register names
169 @cindex register names, V850
172 @cindex @code{zero} register, V850
173 @item general register 0
175 @item general register 1
177 @item general register 2
179 @cindex @code{sp} register, V850
180 @item general register 3
182 @cindex @code{gp} register, V850
183 @item general register 4
[all …]
/netbsd-src/external/gpl3/binutils/dist/gas/doc/
H A Dc-v850.texi168 @cindex V850 register names
169 @cindex register names, V850
172 @cindex @code{zero} register, V850
173 @item general register 0
175 @item general register 1
177 @item general register 2
179 @cindex @code{sp} register, V850
180 @item general register 3
182 @cindex @code{gp} register, V850
183 @item general register 4
[all …]
/netbsd-src/external/gpl3/gcc.old/dist/gcc/config/bfin/
H A Dconstraints.md22 "A Pn register.")
25 "A Rn register.")
28 "A call clobbered Pn register.")
31 "An even-numbered Rn register.")
34 "An odd-numbered Rn register.")
37 "An accumulator register.")
46 "An I register.")
49 "A B register.")
52 "An M register.")
55 "A register used for circular buffering, i.e. I, B, or L registers.")
[all …]
/netbsd-src/external/gpl3/gcc/dist/gcc/config/bfin/
H A Dconstraints.md22 "A Pn register.")
25 "A Rn register.")
28 "A call clobbered Pn register.")
31 "An even-numbered Rn register.")
34 "An odd-numbered Rn register.")
37 "An accumulator register.")
46 "An I register.")
49 "A B register.")
52 "An M register.")
55 "A register used for circular buffering, i.e. I, B, or L registers.")
[all …]
/netbsd-src/external/apache2/llvm/dist/llvm/docs/AMDGPU/
H A Dgfx10_hwreg.rst13 Bits of a hardware register being accessed.
33 hwreg({0..63}) All bits of a register indicated by its *id*.
34 hwreg(<*name*>) All bits of a register indicated by its *name*.
35 …hwreg({0..63}, {0..31}, {1..32}) Register bits indicated by register *id*, first bit *offset* …
36 …hwreg(<*name*>, {0..31}, {1..32}) Register bits indicated by register *name*, first bit *offset…
42 Defined register *names* include:
55 HW_REG_TBA_LO tba_lo register.
56 HW_REG_TBA_HI tba_hi register.
57 HW_REG_TMA_LO tma_lo register.
58 HW_REG_TMA_HI tma_hi register.
[all …]
/netbsd-src/external/gpl3/gdb/dist/cpu/
H A Dxstormy16.cpu117 (type register WI (16))
127 (type register SI(8))
137 (type register SI(2))
147 (type register WI)
156 (type register SI)
199 (dnf f-Rd "general register destination" () 12 4)
200 (dnop Rd "general register destination" () h-gr f-Rd)
202 (dnf f-Rdm "general register destination" () 13 3)
203 (dnop Rdm "general register destination" () h-gr f-Rdm)
205 (dnf f-Rm "general register for memory" () 4 3)
[all …]
/netbsd-src/external/gpl3/binutils/dist/cpu/
H A Dxstormy16.cpu117 (type register WI (16))
127 (type register SI(8))
137 (type register SI(2))
147 (type register WI)
156 (type register SI)
199 (dnf f-Rd "general register destination" () 12 4)
200 (dnop Rd "general register destination" () h-gr f-Rd)
202 (dnf f-Rdm "general register destination" () 13 3)
203 (dnop Rdm "general register destination" () h-gr f-Rdm)
205 (dnf f-Rm "general register for memory" () 4 3)
[all …]
/netbsd-src/external/gpl3/binutils.old/dist/cpu/
H A Dxstormy16.cpu117 (type register WI (16))
127 (type register SI(8))
137 (type register SI(2))
147 (type register WI)
156 (type register SI)
199 (dnf f-Rd "general register destination" () 12 4)
200 (dnop Rd "general register destination" () h-gr f-Rd)
202 (dnf f-Rdm "general register destination" () 13 3)
203 (dnop Rdm "general register destination" () h-gr f-Rdm)
205 (dnf f-Rm "general register for memory" () 4 3)
[all …]
/netbsd-src/external/gpl3/gdb.old/dist/cpu/
H A Dxstormy16.cpu117 (type register WI (16))
127 (type register SI(8))
137 (type register SI(2))
147 (type register WI)
156 (type register SI)
199 (dnf f-Rd "general register destination" () 12 4)
200 (dnop Rd "general register destination" () h-gr f-Rd)
202 (dnf f-Rdm "general register destination" () 13 3)
203 (dnop Rdm "general register destination" () h-gr f-Rdm)
205 (dnf f-Rm "general register for memory" () 4 3)
[all …]
/netbsd-src/external/gpl3/gcc.old/dist/gcc/config/sparc/
H A Dconstraints.md28 "Any floating-point register in VIS mode")
31 "Floating-point condition code register")
34 "Lower floating-point register in VIS mode")
39 "Any floating-point register")
42 "Lower floating-point register")
45 "64-bit global or out register in V8+ mode")
148 ;; This awkward register constraint is necessary because it is not
149 ;; possible to express the "must be even numbered register" condition
150 ;; using register classes. The problem is that membership in a
151 ;; register class requires that all registers of a multi-regno
[all …]
/netbsd-src/sys/external/gpl2/dts/dist/arch/mips/boot/dts/mti/
H A Dsead3.dts114 compatible = "register-bit-led";
120 compatible = "register-bit-led";
126 compatible = "register-bit-led";
132 compatible = "register-bit-led";
138 compatible = "register-bit-led";
144 compatible = "register-bit-led";
150 compatible = "register-bit-led";
156 compatible = "register-bit-led";
163 compatible = "register-bit-led";
169 compatible = "register-bit-led";
[all …]

12345678910>>...83