Home
last modified time | relevance | path

Searched refs:native_mode (Results 1 – 17 of 17) sorted by relevance

/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
H A Damdgpu_encoders.c173 struct drm_display_mode *native_mode = &amdgpu_encoder->native_mode; in amdgpu_panel_mode_fixup() local
174 unsigned hblank = native_mode->htotal - native_mode->hdisplay; in amdgpu_panel_mode_fixup()
175 unsigned vblank = native_mode->vtotal - native_mode->vdisplay; in amdgpu_panel_mode_fixup()
176 unsigned hover = native_mode->hsync_start - native_mode->hdisplay; in amdgpu_panel_mode_fixup()
177 unsigned vover = native_mode->vsync_start - native_mode->vdisplay; in amdgpu_panel_mode_fixup()
178 unsigned hsync_width = native_mode->hsync_end - native_mode->hsync_start; in amdgpu_panel_mode_fixup()
179 unsigned vsync_width = native_mode->vsync_end - native_mode->vsync_start; in amdgpu_panel_mode_fixup()
181 adjusted_mode->clock = native_mode->clock; in amdgpu_panel_mode_fixup()
182 adjusted_mode->flags = native_mode->flags; in amdgpu_panel_mode_fixup()
184 adjusted_mode->hdisplay = native_mode->hdisplay; in amdgpu_panel_mode_fixup()
[all …]
H A Damdgpu_connectors.c376 amdgpu_encoder->native_mode = *preferred_mode; in amdgpu_get_native_mode()
378 amdgpu_encoder->native_mode.clock = 0; in amdgpu_get_native_mode()
388 struct drm_display_mode *native_mode = &amdgpu_encoder->native_mode; in amdgpu_connector_lcd_native_mode() local
390 if (native_mode->hdisplay != 0 && in amdgpu_connector_lcd_native_mode()
391 native_mode->vdisplay != 0 && in amdgpu_connector_lcd_native_mode()
392 native_mode->clock != 0) { in amdgpu_connector_lcd_native_mode()
393 mode = drm_mode_duplicate(dev, native_mode); in amdgpu_connector_lcd_native_mode()
398 } else if (native_mode->hdisplay != 0 && in amdgpu_connector_lcd_native_mode()
399 native_mode->vdisplay != 0) { in amdgpu_connector_lcd_native_mode()
407 mode = drm_cvt_mode(dev, native_mode->hdisplay, native_mode->vdisplay, 60, true, false, false); in amdgpu_connector_lcd_native_mode()
[all …]
H A Damdgpu_atombios_encoders.c2027 lvds->native_mode.clock = in amdgpu_atombios_encoder_get_lcd_info()
2029 lvds->native_mode.hdisplay = in amdgpu_atombios_encoder_get_lcd_info()
2031 lvds->native_mode.vdisplay = in amdgpu_atombios_encoder_get_lcd_info()
2033 lvds->native_mode.htotal = lvds->native_mode.hdisplay + in amdgpu_atombios_encoder_get_lcd_info()
2035 lvds->native_mode.hsync_start = lvds->native_mode.hdisplay + in amdgpu_atombios_encoder_get_lcd_info()
2037 lvds->native_mode.hsync_end = lvds->native_mode.hsync_start + in amdgpu_atombios_encoder_get_lcd_info()
2039 lvds->native_mode.vtotal = lvds->native_mode.vdisplay + in amdgpu_atombios_encoder_get_lcd_info()
2041 lvds->native_mode.vsync_start = lvds->native_mode.vdisplay + in amdgpu_atombios_encoder_get_lcd_info()
2043 lvds->native_mode.vsync_end = lvds->native_mode.vsync_start + in amdgpu_atombios_encoder_get_lcd_info()
2051 lvds->native_mode.flags |= DRM_MODE_FLAG_NVSYNC; in amdgpu_atombios_encoder_get_lcd_info()
[all …]
H A Damdgpu_display.c723 else if (mode->hdisplay < amdgpu_encoder->native_mode.hdisplay || in amdgpu_display_crtc_scaling_mode_fixup()
724 mode->vdisplay < amdgpu_encoder->native_mode.vdisplay) in amdgpu_display_crtc_scaling_mode_fixup()
729 memcpy(&amdgpu_crtc->native_mode, in amdgpu_display_crtc_scaling_mode_fixup()
730 &amdgpu_encoder->native_mode, in amdgpu_display_crtc_scaling_mode_fixup()
733 dst_v = amdgpu_crtc->native_mode.vdisplay; in amdgpu_display_crtc_scaling_mode_fixup()
735 dst_h = amdgpu_crtc->native_mode.hdisplay; in amdgpu_display_crtc_scaling_mode_fixup()
H A Damdgpu_mode.h403 struct drm_display_mode native_mode; member
444 struct drm_display_mode native_mode; member
464 struct drm_display_mode native_mode; member
/netbsd-src/sys/external/bsd/drm2/dist/drm/radeon/
H A Dradeon_encoders.c334 struct drm_display_mode *native_mode = &radeon_encoder->native_mode; in radeon_panel_mode_fixup() local
335 unsigned hblank = native_mode->htotal - native_mode->hdisplay; in radeon_panel_mode_fixup()
336 unsigned vblank = native_mode->vtotal - native_mode->vdisplay; in radeon_panel_mode_fixup()
337 unsigned hover = native_mode->hsync_start - native_mode->hdisplay; in radeon_panel_mode_fixup()
338 unsigned vover = native_mode->vsync_start - native_mode->vdisplay; in radeon_panel_mode_fixup()
339 unsigned hsync_width = native_mode->hsync_end - native_mode->hsync_start; in radeon_panel_mode_fixup()
340 unsigned vsync_width = native_mode->vsync_end - native_mode->vsync_start; in radeon_panel_mode_fixup()
342 adjusted_mode->clock = native_mode->clock; in radeon_panel_mode_fixup()
343 adjusted_mode->flags = native_mode->flags; in radeon_panel_mode_fixup()
346 adjusted_mode->hdisplay = native_mode->hdisplay; in radeon_panel_mode_fixup()
[all …]
H A Dradeon_connectors.c409 radeon_encoder->native_mode = *preferred_mode; in radeon_get_native_mode()
411 radeon_encoder->native_mode.clock = 0; in radeon_get_native_mode()
475 struct drm_display_mode *native_mode = &radeon_encoder->native_mode; in radeon_fp_native_mode() local
477 if (native_mode->hdisplay != 0 && in radeon_fp_native_mode()
478 native_mode->vdisplay != 0 && in radeon_fp_native_mode()
479 native_mode->clock != 0) { in radeon_fp_native_mode()
480 mode = drm_mode_duplicate(dev, native_mode); in radeon_fp_native_mode()
485 } else if (native_mode->hdisplay != 0 && in radeon_fp_native_mode()
486 native_mode->vdisplay != 0) { in radeon_fp_native_mode()
494 mode = drm_cvt_mode(dev, native_mode->hdisplay, native_mode->vdisplay, 60, true, false, false); in radeon_fp_native_mode()
[all …]
H A Dradeon_legacy_crtc.c71 struct drm_display_mode *native_mode = &radeon_crtc->native_mode; in radeon_legacy_rmx_mode_set() local
118 if (native_mode->hdisplay == 0 || in radeon_legacy_rmx_mode_set()
119 native_mode->vdisplay == 0) { in radeon_legacy_rmx_mode_set()
123 if (xres > native_mode->hdisplay) in radeon_legacy_rmx_mode_set()
124 xres = native_mode->hdisplay; in radeon_legacy_rmx_mode_set()
125 if (yres > native_mode->vdisplay) in radeon_legacy_rmx_mode_set()
126 yres = native_mode->vdisplay; in radeon_legacy_rmx_mode_set()
128 if (xres == native_mode->hdisplay) in radeon_legacy_rmx_mode_set()
130 if (yres == native_mode->vdisplay) in radeon_legacy_rmx_mode_set()
142 / native_mode->hdisplay + 1; in radeon_legacy_rmx_mode_set()
[all …]
H A Dradeon_combios.c1134 lvds->native_mode.vdisplay = in radeon_legacy_get_lvds_info_from_regs()
1138 lvds->native_mode.vdisplay = in radeon_legacy_get_lvds_info_from_regs()
1142 lvds->native_mode.hdisplay = in radeon_legacy_get_lvds_info_from_regs()
1146 lvds->native_mode.hdisplay = in radeon_legacy_get_lvds_info_from_regs()
1149 if ((lvds->native_mode.hdisplay < 640) || in radeon_legacy_get_lvds_info_from_regs()
1150 (lvds->native_mode.vdisplay < 480)) { in radeon_legacy_get_lvds_info_from_regs()
1151 lvds->native_mode.hdisplay = 640; in radeon_legacy_get_lvds_info_from_regs()
1152 lvds->native_mode.vdisplay = 480; in radeon_legacy_get_lvds_info_from_regs()
1172 DRM_INFO("Panel Size %dx%d\n", lvds->native_mode.hdisplay, in radeon_legacy_get_lvds_info_from_regs()
1173 lvds->native_mode.vdisplay); in radeon_legacy_get_lvds_info_from_regs()
[all …]
H A Dradeon_atombios.c1648 lvds->native_mode.clock = in radeon_atombios_get_lvds_info()
1650 lvds->native_mode.hdisplay = in radeon_atombios_get_lvds_info()
1652 lvds->native_mode.vdisplay = in radeon_atombios_get_lvds_info()
1654 lvds->native_mode.htotal = lvds->native_mode.hdisplay + in radeon_atombios_get_lvds_info()
1656 lvds->native_mode.hsync_start = lvds->native_mode.hdisplay + in radeon_atombios_get_lvds_info()
1658 lvds->native_mode.hsync_end = lvds->native_mode.hsync_start + in radeon_atombios_get_lvds_info()
1660 lvds->native_mode.vtotal = lvds->native_mode.vdisplay + in radeon_atombios_get_lvds_info()
1662 lvds->native_mode.vsync_start = lvds->native_mode.vdisplay + in radeon_atombios_get_lvds_info()
1664 lvds->native_mode.vsync_end = lvds->native_mode.vsync_start + in radeon_atombios_get_lvds_info()
1672 lvds->native_mode.flags |= DRM_MODE_FLAG_NVSYNC; in radeon_atombios_get_lvds_info()
[all …]
H A Dradeon_mode.h352 struct drm_display_mode native_mode; member
394 struct drm_display_mode native_mode; member
438 struct drm_display_mode native_mode; member
475 struct drm_display_mode native_mode; member
H A Dradeon_display.c1707 else if (mode->hdisplay < radeon_encoder->native_mode.hdisplay || in radeon_crtc_scaling_mode_fixup()
1708 mode->vdisplay < radeon_encoder->native_mode.vdisplay) in radeon_crtc_scaling_mode_fixup()
1713 memcpy(&radeon_crtc->native_mode, in radeon_crtc_scaling_mode_fixup()
1714 &radeon_encoder->native_mode, in radeon_crtc_scaling_mode_fixup()
1717 dst_v = radeon_crtc->native_mode.vdisplay; in radeon_crtc_scaling_mode_fixup()
1719 dst_h = radeon_crtc->native_mode.hdisplay; in radeon_crtc_scaling_mode_fixup()
/netbsd-src/sys/external/bsd/drm2/dist/drm/nouveau/
H A Dnouveau_connector.c840 struct drm_display_mode *native = nv_connector->native_mode, *m; in nouveau_connector_scaler_modes_add()
876 struct drm_display_mode *mode = nv_connector->native_mode; in nouveau_connector_detect_depth()
946 if (nv_connector->native_mode) { in nouveau_connector_get_modes()
947 drm_mode_destroy(dev, nv_connector->native_mode); in nouveau_connector_get_modes()
948 nv_connector->native_mode = NULL; in nouveau_connector_get_modes()
960 nv_connector->native_mode = drm_mode_duplicate(dev, &mode); in nouveau_connector_get_modes()
973 if (!nv_connector->native_mode) in nouveau_connector_get_modes()
974 nv_connector->native_mode = nouveau_conn_native_mode(connector); in nouveau_connector_get_modes()
975 if (ret == 0 && nv_connector->native_mode) { in nouveau_connector_get_modes()
978 mode = drm_mode_duplicate(dev, nv_connector->native_mode); in nouveau_connector_get_modes()
[all …]
H A Dnouveau_connector.h121 struct drm_display_mode *native_mode; member
/netbsd-src/sys/external/bsd/drm2/dist/drm/nouveau/dispnv04/
H A Dnouveau_dispnv04_dfp.c194 if (!nv_connector->native_mode || in nv04_dfp_mode_fixup()
196 mode->hdisplay > nv_connector->native_mode->hdisplay || in nv04_dfp_mode_fixup()
197 mode->vdisplay > nv_connector->native_mode->vdisplay) { in nv04_dfp_mode_fixup()
201 nv_encoder->mode = *nv_connector->native_mode; in nv04_dfp_mode_fixup()
202 adjusted_mode->clock = nv_connector->native_mode->clock; in nv04_dfp_mode_fixup()
601 if (connector && connector->native_mode) in nv04_dfp_restore()
604 connector->native_mode->clock); in nv04_dfp_restore()
/netbsd-src/sys/external/bsd/drm2/dist/drm/nouveau/dispnv50/
H A Dnouveau_dispnv50_disp.c325 struct drm_display_mode *native_mode) in nv50_outp_atomic_check_view() argument
335 if (!native_mode) in nv50_outp_atomic_check_view()
346 if (mode->hdisplay == native_mode->hdisplay && in nv50_outp_atomic_check_view()
347 mode->vdisplay == native_mode->vdisplay && in nv50_outp_atomic_check_view()
350 mode = native_mode; in nv50_outp_atomic_check_view()
357 mode = native_mode; in nv50_outp_atomic_check_view()
379 nv_connector->native_mode); in nv50_outp_atomic_check()
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/amdgpu_dm/
H A Damdgpu_dm.c3918 const struct drm_display_mode *native_mode, in decide_crtc_timing_for_drm_display_mode() argument
3922 copy_crtc_timing_for_drm_display_mode(native_mode, drm_mode); in decide_crtc_timing_for_drm_display_mode()
3923 } else if (native_mode->clock == drm_mode->clock && in decide_crtc_timing_for_drm_display_mode()
3924 native_mode->htotal == drm_mode->htotal && in decide_crtc_timing_for_drm_display_mode()
3925 native_mode->vtotal == drm_mode->vtotal) { in decide_crtc_timing_for_drm_display_mode()
3926 copy_crtc_timing_for_drm_display_mode(native_mode, drm_mode); in decide_crtc_timing_for_drm_display_mode()
5495 amdgpu_encoder->native_mode.clock = 0; in amdgpu_dm_get_native_mode()
5504 amdgpu_encoder->native_mode = *preferred_mode; in amdgpu_dm_get_native_mode()
5520 struct drm_display_mode *native_mode = &amdgpu_encoder->native_mode; in amdgpu_dm_create_common_mode() local
5522 mode = drm_mode_duplicate(dev, native_mode); in amdgpu_dm_create_common_mode()
[all …]