Home
last modified time | relevance | path

Searched refs:isMoveReg (Results 1 – 25 of 29) sorted by relevance

12

/netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/MC/
H A DMCInstrDesc.h276 bool isMoveReg() const { return Flags & (1ULL << MCID::MoveReg); } in isMoveReg() function
/netbsd-src/external/apache2/llvm/dist/llvm/utils/TableGen/
H A DCodeGenInstruction.h243 bool isMoveReg : 1; variable
H A DCodeGenInstruction.cpp377 isMoveReg = R->getValueAsBit("isMoveReg"); in CodeGenInstruction()
H A DInstrInfoEmitter.cpp952 if (Inst.isMoveReg) OS << "|(1ULL<<MCID::MoveReg)"; in emitRecord()
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Mips/
H A DMipsInstrFPU.td166 let isMoveReg = 1;
173 let isMoveReg = 1;
590 let isMoveReg = 1 in {
594 } // isMoveReg
H A DMips16InstrInfo.cpp101 if (MI.isMoveReg()) in isCopyInstrImpl()
H A DMipsDSPInstrInfo.td457 bit isMoveReg = 1;
468 bit isMoveReg = 1;
512 bit isMoveReg = 1;
522 bit isMoveReg = 1;
H A DMicroMipsInstrInfo.td239 let isMoveReg = 1;
405 let isMoveReg = 1;
412 let isMoveReg = 1;
H A DMicroMipsInstrFPU.td132 let isMoveReg = 1;
H A DMips16InstrInfo.td870 let isMoveReg = 1;
881 let isMoveReg = 1;
892 let isMoveReg = 0;
H A DMipsSEInstrInfo.cpp238 } else if (MI.isMoveReg() || isORCopyInst(MI)) { in isCopyInstrImpl()
H A DMicroMipsDSPInstrInfo.td388 bit isMoveReg = 1;
H A DMipsMSAInstrInfo.td1808 bit isMoveReg = 1;
1903 bit isMoveReg = 1;
2459 bit isMoveReg = 1;
H A DMips64InstrInfo.td417 let isMoveReg = 1 in {
H A DMipsInstrInfo.td1728 let isMoveReg = 1;
1741 let isMoveReg = 1;
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/
H A DX86InstrMMX.td200 let SchedRW = [WriteVecMove], hasSideEffects = 0, isMoveReg = 1 in {
207 } // SchedRW, hasSideEffects, isMoveReg
H A DX86InstrInfo.td1597 let hasSideEffects = 0, isMoveReg = 1 in {
1778 SchedRW = [WriteMove], isMoveReg = 1 in {
1845 let hasSideEffects = 0, isMoveReg = 1 in
H A DX86InstrSSE.td339 let hasSideEffects = 0, isMoveReg = 1 in
437 isMoveReg = 1 in {
512 isMoveReg = 1, SchedRW = [SchedWriteFMoveLS.XMM.RR] in {
/netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/
H A DMachineInstr.h893 bool isMoveReg(QueryType Type = IgnoreBundle) const {
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/RISCV/
H A DRISCVInstrInfo.cpp825 if (MI.isMoveReg()) in isCopyInstrImpl()
H A DRISCVInstrInfoC.td526 let hasSideEffects = 0, mayLoad = 0, mayStore = 0, isMoveReg = 1,
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/ARM/
H A DARMInstrVFP.td1110 let isMoveReg = 1 in {
1120 } // isMoveReg
1142 let isMoveReg = 1 in {
1189 } // isMoveReg
H A DARMInstrThumb.td1216 let hasSideEffects = 0, isMoveReg = 1 in {
/netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/Target/
H A DTarget.td524 bit isMoveReg = false; // Is this instruction a move register instruction?
/netbsd-src/external/apache2/llvm/dist/llvm/docs/TableGen/
H A DProgRef.rst1902 bit isMoveReg = 0;

12