Home
last modified time | relevance | path

Searched refs:isInConsecutiveRegs (Results 1 – 5 of 5) sorted by relevance

/netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/
H A DTargetCallingConv.h124 bool isInConsecutiveRegs() const { return IsInConsecutiveRegs; } in isInConsecutiveRegs() function
/netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/Target/
H A DTargetCallingConv.td71 class CCIfConsecutiveRegs<CCAction A> : CCIf<"ArgFlags.isInConsecutiveRegs()", A> {
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/WebAssembly/
H A DWebAssemblyISelLowering.cpp917 if (Out.Flags.isInConsecutiveRegs()) in LowerCall()
1047 if (In.Flags.isInConsecutiveRegs()) in LowerCall()
1103 if (Out.Flags.isInConsecutiveRegs()) in LowerReturn()
1135 if (In.Flags.isInConsecutiveRegs()) in LowerFormalArguments()
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/PowerPC/
H A DPPCISelLowering.cpp3822 if (!Flags.isInConsecutiveRegs()) in CalculateStackSlotSize()
3855 if (Flags.isInConsecutiveRegs()) { in CalculateStackSlotAlignment()
4496 ArgSize = Flags.isInConsecutiveRegs() ? ObjSize : PtrByteSize; in LowerFormalArguments_64SVR4()
6303 } else if (!Flags.isInConsecutiveRegs()) { in LowerCall_64SVR4()
6339 !isLittleEndian && !Flags.isInConsecutiveRegs()) { in LowerCall_64SVR4()
6357 Flags.isInConsecutiveRegs()) ? 4 : 8; in LowerCall_64SVR4()
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/
H A DAArch64ISelLowering.cpp4945 !Ins[i].Flags.isInConsecutiveRegs()) in LowerFormalArguments()
4993 if (Ins[i].Flags.isInConsecutiveRegs()) { in LowerFormalArguments()
5689 if (Outs[i].Flags.isInConsecutiveRegs()) { in LowerCall()
5783 !Flags.isInConsecutiveRegs()) { in LowerCall()