Home
last modified time | relevance | path

Searched refs:insv (Results 1 – 25 of 121) sorted by relevance

12345

/netbsd-src/common/lib/libc/arch/vax/gen/
H A Dbswap64.S10 insv %r1,$16,$8,%r1
14 insv %r0,$16,$8,%r0
H A Dbswap16.S45 insv %r1, $8, $8, %r0
H A Dbswap32.S44 insv %r0, $16, $8, %r0
/netbsd-src/sys/arch/vax/vax/
H A Demulate.S359 insv POSITIVE,$0,$4,(%r3)
362 insv NEGATIVE,$0,$4,(%r3)
400 insv %r1,$0,$4,(%r3) # store result low nibble
414 insv %r9,$4,$4,(%r3) # store result high nibble
431 insv %r1,$0,$4,(%r3) # store result
442 insv %r9,$4,$4,(%r3) # store result
453 insv POSITIVE,$0,$4,(%r3)
456 insv NEGATIVE,$0,$4,(%r3)
464 insv %r9,$4,$4,(%r3)
478 insv %r1,$0,$4,(%r3)
[all …]
H A Dunimpl_emul.S295 1: insv (%r3),$0,$3,%r0 # insert fraction
298 insv %r2,$7,$8,%r0 # insert exponent
655 insv %r9, $0x7, $0x8, TMPFRACTGT
715 insv %r2, $0x7, $0x9, (%r1)
H A Dsubr.S331 insv %r0,$24,$3,P0LR(%r3) /* copy to pinned LWP */
332 insv $4,$24,$3,P0LR(%r4) /* reset AST for current LWP */
H A Dintvec.S466 insv (%sp),$0,$4,44(%sp) # and condition codes in Opcode spot
/netbsd-src/libexec/ld.elf_so/arch/vax/
H A Drtld_start.S118 insv %r1,$16,$12,%r2 /* update save mask */
154 insv %r1,$16,$12,%r2 /* update save mask */
/netbsd-src/lib/libc/arch/vax/gen/
H A Dbyte_swap_4.S41 insv %r0,$16,$8,%r0
H A Dldexp.S64 insv %r2,$7,$8,%r0 /* put exponent back in result */
/netbsd-src/lib/libm/arch/vax/
H A Dn_argred.S731 insv %r6,$7,$9,%r1
743 insv %r6,$7,$8,%r3
756 insv %r6,$7,$9,%r1
762 insv %r6,$7,$8,%r3
H A Dn_scalbn.S72 insv $7, $8, %r3, %r0 /* replace exponent */
/netbsd-src/external/gpl3/gcc/dist/gcc/config/pa/
H A Dpa.cc2330 HOST_WIDE_INT insv = 0; in pa_emit_move_sequence() local
2353 insv = value >= 0 ? value >> 32 : ~(~value >> 32); in pa_emit_move_sequence()
2416 if (temp != operand0 && (insv >= 16384 || insv < -16384)) in pa_emit_move_sequence()
2418 operand1 = GEN_INT (insv); in pa_emit_move_sequence()
2437 HOST_WIDE_INT v5 = ((insv & 31) ^ 16) - 16; in pa_emit_move_sequence()
2441 insv = (insv >= 0 ? insv >> len : ~(~insv >> len)); in pa_emit_move_sequence()
2442 while (pos > 0 && (insv & 1) == sign) in pa_emit_move_sequence()
2444 insv = (insv >= 0 ? insv >> 1 : ~(~insv >> 1)); in pa_emit_move_sequence()
/netbsd-src/external/gpl3/gcc.old/dist/gcc/config/pa/
H A Dpa.c2296 HOST_WIDE_INT insv = 0; in pa_emit_move_sequence() local
2319 insv = value >= 0 ? value >> 32 : ~(~value >> 32); in pa_emit_move_sequence()
2382 if (temp != operand0 && (insv >= 16384 || insv < -16384)) in pa_emit_move_sequence()
2384 operand1 = GEN_INT (insv); in pa_emit_move_sequence()
2403 HOST_WIDE_INT v5 = ((insv & 31) ^ 16) - 16; in pa_emit_move_sequence()
2407 insv = (insv >= 0 ? insv >> len : ~(~insv >> len)); in pa_emit_move_sequence()
2408 while (pos > 0 && (insv & 1) == sign) in pa_emit_move_sequence()
2410 insv = (insv >= 0 ? insv >> 1 : ~(~insv >> 1)); in pa_emit_move_sequence()
/netbsd-src/external/gpl3/gcc.old/dist/gcc/
H A Dtarget-insns.def58 DEF_TARGET_INSN (insv, (rtx x0, rtx x1, rtx x2, rtx x3))
H A Dexpmed.c598 store_bit_field_using_insv (const extraction_insn *insv, rtx op0, in store_bit_field_using_insv() argument
610 scalar_int_mode op_mode = insv->field_mode; in store_bit_field_using_insv()
617 xop0 = narrow_bit_field_mem (xop0, insv->struct_mode, bitsize, bitnum, in store_bit_field_using_insv()
722 if (maybe_expand_insn (insv->icode, 4, ops)) in store_bit_field_using_insv()
1049 extraction_insn insv; in store_integral_bit_field() local
1052 && get_best_reg_extraction_insn (&insv, EP_insv, in store_integral_bit_field()
1055 && store_bit_field_using_insv (&insv, op0, op0_mode, in store_integral_bit_field()
1063 if (get_best_mem_extraction_insn (&insv, EP_insv, bitsize, bitnum, in store_integral_bit_field()
1065 && store_bit_field_using_insv (&insv, op0, op0_mode, in store_integral_bit_field()
/netbsd-src/external/gpl3/gcc/dist/gcc/
H A Dtarget-insns.def58 DEF_TARGET_INSN (insv, (rtx x0, rtx x1, rtx x2, rtx x3))
H A Dexpmed.cc602 store_bit_field_using_insv (const extraction_insn *insv, rtx op0, in store_bit_field_using_insv() argument
614 scalar_int_mode op_mode = insv->field_mode; in store_bit_field_using_insv()
621 xop0 = narrow_bit_field_mem (xop0, insv->struct_mode, bitsize, bitnum, in store_bit_field_using_insv()
726 if (maybe_expand_insn (insv->icode, 4, ops)) in store_bit_field_using_insv()
1054 extraction_insn insv; in store_integral_bit_field() local
1057 && get_best_reg_extraction_insn (&insv, EP_insv, in store_integral_bit_field()
1060 && store_bit_field_using_insv (&insv, op0, op0_mode, in store_integral_bit_field()
1068 if (get_best_mem_extraction_insn (&insv, EP_insv, bitsize, bitnum, in store_integral_bit_field()
1070 && store_bit_field_using_insv (&insv, op0, op0_mode, in store_integral_bit_field()
/netbsd-src/external/gpl3/gcc/dist/gcc/config/mips/
H A D24k.md210 ;; absq, addq, addsc, addu, addwc, bitrev, cmp, cmpgu, cmpu, insv, modsub,
294 ;; some pairs of dspalu (addsc/addwc, cmp/pick, wrdsp/insv) : 1 cycle
/netbsd-src/external/gpl3/gcc.old/dist/gcc/config/mips/
H A D24k.md210 ;; absq, addq, addsc, addu, addwc, bitrev, cmp, cmpgu, cmpu, insv, modsub,
294 ;; some pairs of dspalu (addsc/addwc, cmp/pick, wrdsp/insv) : 1 cycle
/netbsd-src/external/gpl3/gcc/dist/gcc/config/m68k/
H A Dpredicates.md255 ;; Used by insv pattern to help detect when we're initializing
/netbsd-src/external/gpl3/gcc.old/dist/gcc/config/m68k/
H A Dpredicates.md255 ;; Used by insv pattern to help detect when we're initializing
/netbsd-src/external/gpl3/gcc/dist/gcc/config/h8300/
H A Dh8300.md34 ;; There's currently no way to have an insv/extzv expander for the H8/300H
/netbsd-src/external/gpl3/gcc.old/dist/gcc/config/vax/
H A Dvax.md816 return \"insv %3,%2,%1,%0\";
1211 (define_expand "insv"
1271 return \"insv %3,%2,%1,%0\";
1280 "insv %3,%2,%1,%0")
/netbsd-src/external/gpl3/gcc.old/dist/gcc/config/avr/
H A Davr.md6613 (define_insn "*insv.io"
6626 (define_insn "*insv.not.io"
6636 ;; The insv expander.
6638 (define_expand "insv"
6651 (define_insn "*insv.reg"
6667 (define_insn "*insv.extract"
6680 (define_insn "*insv.shiftrt"
6693 (define_insn "*insv.not-shiftrt"
6707 (define_insn "*insv.xor1-bit.0"
6721 (define_insn "*insv.not-bit.0"
[all …]

12345