Home
last modified time | relevance | path

Searched refs:hasBWI (Results 1 – 10 of 10) sorted by relevance

/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/
H A DX86Subtarget.h738 bool hasBWI() const { return HasBWI; } in hasBWI() function
800 return hasBWI() && canExtendTo512DQ(); in canExtendTo512BW()
810 return hasBWI() && useAVX512Regs(); in useBWIRegs()
H A DX86TargetTransformInfo.cpp326 ST->hasBWI()) { in getArithmeticInstrCost()
414 ST->hasBWI()) { in getArithmeticInstrCost()
523 if (ST->hasBWI()) in getArithmeticInstrCost()
591 if (ST->hasBWI()) in getArithmeticInstrCost()
1201 if (ST->hasBWI()) in getShuffleCost()
2100 if (ST->hasBWI()) in getCastInstrCost()
2116 if (ST->hasBWI()) in getCastInstrCost()
2183 ST->hasBWI())) { in getCmpSelInstrCost()
2319 if (ST->hasBWI()) in getCmpSelInstrCost()
2877 (ST->hasBWI() && MTy.is512BitVector()))) in getTypeBasedIntrinsicInstrCost()
[all …]
H A DX86DomainReassignment.cpp652 if (STI->hasBWI()) { in initConverters()
734 if (!STI->hasAVX512() || !STI->hasBWI()) in runOnMachineFunction()
H A DX86PartialReduction.cpp219 if (ST->hasBWI() && NumElts >= 64) { in trySADReplacement()
H A DX86ISelLowering.cpp1092 !(Subtarget.hasBWI() && Subtarget.hasVLX())) in X86TargetLowering()
1513 bool HasBWI = Subtarget.hasBWI(); in X86TargetLowering()
1863 if (!Subtarget.useSoftFloat() && Subtarget.hasBWI()) { in X86TargetLowering()
1916 if (Subtarget.hasBWI()) { in X86TargetLowering()
2106 !Subtarget.hasBWI()) in getPreferredVectorAction()
2133 if (NumElts == 32 && (!Subtarget.hasBWI() || CC != CallingConv::X86_RegCall)) in handleMaskRegisterForCallingConv()
2136 if (NumElts == 64 && Subtarget.hasBWI() && CC != CallingConv::X86_RegCall) { in handleMaskRegisterForCallingConv()
2143 if (!isPowerOf2_32(NumElts) || (NumElts == 64 && !Subtarget.hasBWI()) || in handleMaskRegisterForCallingConv()
2193 (VT.getVectorNumElements() == 64 && !Subtarget.hasBWI()) || in getVectorTypeBreakdownForCallingConv()
2202 if (VT == MVT::v64i1 && Subtarget.hasBWI() && !Subtarget.useAVX512Regs() && in getVectorTypeBreakdownForCallingConv()
[all …]
H A DX86LegalizerInfo.cpp505 if (!(Subtarget.hasAVX512() && Subtarget.hasBWI())) in setLegalizerInfoAVX512BW()
H A DX86FrameLowering.cpp2484 VT = STI.hasBWI() ? MVT::v64i1 : MVT::v16i1; in assignCalleeSavedSpillSlots()
2564 VT = STI.hasBWI() ? MVT::v64i1 : MVT::v16i1; in spillCalleeSavedRegisters()
2644 VT = STI.hasBWI() ? MVT::v64i1 : MVT::v16i1; in restoreCalleeSavedRegisters()
H A DX86InstrInfo.cpp3377 assert(Subtarget.hasBWI()); in CopyToFromAsymmetricReg()
3381 return Subtarget.hasBWI() ? X86::KMOVDrk : X86::KMOVWrk; in CopyToFromAsymmetricReg()
3390 assert(Subtarget.hasBWI()); in CopyToFromAsymmetricReg()
3394 return Subtarget.hasBWI() ? X86::KMOVDkr : X86::KMOVWkr; in CopyToFromAsymmetricReg()
3504 Opc = Subtarget.hasBWI() ? X86::KMOVQkk : X86::KMOVWkk; in copyPhysReg()
3572 assert(STI.hasBWI() && "KMOVD requires BWI"); in getLoadStoreRegOpcode()
3600 assert(STI.hasBWI() && "KMOVQ requires BWI"); in getLoadStoreRegOpcode()
H A DX86InstrInfo.td912 def HasBWI : Predicate<"Subtarget->hasBWI()">;
913 def NoBWI : Predicate<"!Subtarget->hasBWI()">;
916 def NoVLX_Or_NoBWI : Predicate<"!Subtarget->hasVLX() || !Subtarget->hasBWI()">;
H A DX86ISelDAGToDAG.cpp916 if (!Subtarget->hasBWI() && (VT == MVT::v32i16 || VT == MVT::v64i8)) { in PreprocessISelDAG()
940 if (!Subtarget->hasBWI() && (VT == MVT::v32i16 || VT == MVT::v64i8)) { in PreprocessISelDAG()