| /netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | SDNodeDbgValue.h | 47 unsigned getResNo() const { in getResNo() function 89 return getSDNode() == Other.getSDNode() && getResNo() == Other.getResNo();
|
| H A D | ScheduleDAGSDNodes.cpp | 122 unsigned ResNo = User->getOperand(2).getResNo(); in CheckForPhysRegDependency() 237 if (I.getUse().getResNo() != Chain.getResNo()) in ClusterNeighboringLoads() 477 unsigned DefIdx = N->getOperand(i).getResNo(); in AddSchedEdges() 655 unsigned DefIdx = Use->getOperand(OpIdx).getResNo(); in computeOperandLatency() 747 VRBaseMap.count({L.getSDNode(), L.getResNo()}) == 0) in ProcessSDDbgValues()
|
| H A D | SelectionDAGPrinter.cpp | 68 std::advance(NI, I.getNode()->getOperand(I.getOperand()).getResNo()); in getEdgeTarget() 135 GW.emitEdge(nullptr, -1, G->getRoot().getNode(), G->getRoot().getResNo(), in addCustomGraphFeatures()
|
| H A D | ResourcePriorityQueue.cpp | 135 MVT VT = Op.getNode()->getSimpleValueType(Op.getResNo()); in numberRCValSuccInSU() 340 MVT VT = Op.getNode()->getSimpleValueType(Op.getResNo()); in rawRegPressureDelta() 490 MVT VT = Op.getNode()->getSimpleValueType(Op.getResNo()); in scheduledNode()
|
| H A D | InstrEmitter.cpp | 118 User->getOperand(2).getResNo() == ResNo) { in EmitCopyFromReg() 128 if (Op.getNode() != Node || Op.getResNo() != ResNo) in EmitCopyFromReg() 130 MVT VT = Node->getSimpleValueType(Op.getResNo()); in EmitCopyFromReg() 238 User->getOperand(2).getResNo() == i) { in CreateVirtualRegisters() 761 SDValue V = SDValue(Op.getSDNode(), Op.getResNo()); in AddDbgValueLocationOps() 809 SDValue Op = SDValue(Node, DbgOperand.getResNo()); in EmitDbgInstrRef()
|
| H A D | SelectionDAG.cpp | 570 ID.AddInteger(Op.getResNo()); in AddNodeIDOperands() 579 ID.AddInteger(Op.getResNo()); in AddNodeIDOperands() 3029 assert((Op.getResNo() == 0 || Op.getResNo() == 1) && "Unknown result"); in computeKnownBits() 3032 if (Op.getResNo() == 0) in computeKnownBits() 3039 assert((Op.getResNo() == 0 || Op.getResNo() == 1) && "Unknown result"); in computeKnownBits() 3042 if (Op.getResNo() == 0) in computeKnownBits() 3077 if (Op.getResNo() != 1) in computeKnownBits() 3243 } else if (ISD::isZEXTLoad(Op.getNode()) && Op.getResNo() == 0) { in computeKnownBits() 3322 if (Op.getResNo() == 1) { in computeKnownBits() 3333 assert(Op.getResNo() == 0 && in computeKnownBits() [all …]
|
| H A D | SelectionDAGAddressAnalysis.cpp | 224 if (LSBase->isIndexed() && Base.getResNo() == IndexResNo) in matchLSNode()
|
| H A D | SelectionDAGDumper.cpp | 850 OS << "SDNODE=" << PrintNodeId(*Op.getSDNode()) << ':' << Op.getResNo(); in print() 956 if (unsigned RN = Value.getResNo()) in printOperand()
|
| H A D | LegalizeVectorOps.cpp | 227 return SDValue(Result, Op.getResNo()); in TranslateLegalizeResults() 241 return Results[Op.getResNo()]; in RecursivelyLegalizeResults() 284 return Op.getResNo() ? Tmp.first : Tmp.second; in LegalizeOp()
|
| H A D | SelectionDAGBuilder.cpp | 914 getCopyToParts(DAG, dl, Val.getValue(Val.getResNo() + Value), &Parts[Part], in getCopyToRegs() 1368 SDDbgOperand::fromNode(N.getNode(), N.getResNo())); in handleDebugValue() 1921 SDValue Val = RetOp.getValue(RetOp.getResNo() + i); in visitRet() 1970 SDValue(RetOp.getNode(), RetOp.getResNo() + j), in visitRet() 3358 EVT VT = LHSVal.getNode()->getValueType(LHSVal.getResNo() + i); in visitSelect() 3360 DAG.getNode(OpCode, dl, VT, LHSVal.getValue(LHSVal.getResNo() + i)); in visitSelect() 3368 Ops.push_back(SDValue(LHSVal.getNode(), LHSVal.getResNo() + i)); in visitSelect() 3369 Ops.push_back(SDValue(RHSVal.getNode(), RHSVal.getResNo() + i)); in visitSelect() 3372 LHSVal.getNode()->getValueType(LHSVal.getResNo() + i), Ops, Flags); in visitSelect() 3777 SDValue(Agg.getNode(), Agg.getResNo() + i); in visitInsertValue() [all …]
|
| H A D | ScheduleDAGFast.cpp | 228 MVT VT = Op.getNode()->getSimpleValueType(Op.getResNo()); in CopyAndMoveSuccessors()
|
| H A D | LegalizeTypes.cpp | 94 if (UI.getUse().getResNo() == i) in PerformExpensiveChecks()
|
| H A D | DAGCombiner.cpp | 2595 if (V.getResNo() != 1) in getAsCarry() 2700 N1.getResNo() == 0) in visitADDLikeCommutative() 2962 if (Carry1.getResNo() != 1 || Carry0.getResNo() != 1) in combineADDCARRYDiamond() 3053 if (Carry0.getResNo() != 1 || Carry1.getResNo() != 1) in combineCarryDiamond() 3131 (N0.getOpcode() == ISD::UADDO && N0.getResNo() == 0 && in visitADDCARRYLike() 5707 N0.getOperand(0).getResNo() == 0) || in visitAND() 5708 (N0.getOpcode() == ISD::LOAD && N0.getResNo() == 0)) { in visitAND() 10347 if (UI.getUse().getResNo() != N0.getResNo()) in ExtendUsesToFormExtLoad() 10382 if (Use.getResNo() == 0 && Use.getUser()->getOpcode() == ISD::CopyToReg) { in ExtendUsesToFormExtLoad() 12334 return Elt.getOperand(Elt.getResNo()).getNode(); in getBuildPairElt() [all …]
|
| H A D | ScheduleDAGRRList.cpp | 1162 MVT VT = Op.getNode()->getSimpleValueType(Op.getResNo()); in CopyAndMoveSuccessors()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/utils/TableGen/ |
| H A D | DAGISelMatcherOpt.cpp | 51 CT->getResNo() == 0) // CheckChildType checks res #0 in ContractNodes() 376 CTM->getResNo() != 0 || in FactorNodes()
|
| H A D | DAGISelMatcher.cpp | 362 if (CT->getResNo() >= getOpcode().getNumResults()) in isContradictoryImpl() 365 MVT::SimpleValueType NodeType = getOpcode().getKnownType(CT->getResNo()); in isContradictoryImpl()
|
| H A D | DAGISelMatcherEmitter.cpp | 577 if (cast<CheckTypeMatcher>(N)->getResNo() == 0) { in EmitMatcher() 582 OS << "OPC_CheckTypeRes, " << cast<CheckTypeMatcher>(N)->getResNo() in EmitMatcher()
|
| H A D | DAGISelMatcher.h | 505 unsigned getResNo() const { return ResNo; } in getResNo() function
|
| /netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/ |
| H A D | SelectionDAGNodes.h | 149 unsigned getResNo() const { return ResNo; } 247 (unsigned)((uintptr_t)Val.getNode() >> 9)) + Val.getResNo(); 308 unsigned getResNo() const { return Val.getResNo(); } 2746 return (Op.getResNo() == 1 &&
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/ |
| H A D | X86ISelDAGToDAG.cpp | 2243 if (N.getResNo() != 0) break; in matchAddressRecursively() 2851 if (UI.getUse().getResNo() != Flags.getResNo()) in onlyUsesZeroFlag() 2861 if (FlagUI.getUse().getResNo() != 1) continue; in onlyUsesZeroFlag() 2887 if (UI.getUse().getResNo() != Flags.getResNo()) in hasNoSignFlagUses() 2897 if (FlagUI.getUse().getResNo() != 1) continue; in hasNoSignFlagUses() 2943 if (UI.getUse().getResNo() != Flags.getResNo()) in hasNoCarryFlagUses() 2956 if (FlagUI.getUse().getResNo() != 1) in hasNoCarryFlagUses() 3000 if (StoredVal.getResNo() != 0) return false; in isFusableLoadOpStorePattern() 3396 Op.getNode()->hasNUsesOfValue(NUses, Op.getResNo()); in matchBitExtract()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/M68k/ |
| H A D | M68kISelLowering.cpp | 1669 if (Op.getResNo() != 0 || NeedOF || NeedCF) { in EmitTest() 1995 if (Op.getResNo() == 1 && in isM68kLogicalCmp() 2001 if (Op.getResNo() == 2 && Opc == M68kISD::UMUL) in isM68kLogicalCmp() 2254 Cond.getOperand(0).getResNo() == 1 && in LowerBRCOND()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/SystemZ/ |
| H A D | SystemZISelLowering.cpp | 2585 CmpOp0.getResNo() == 0 && CmpOp0->hasNUsesOfValue(1, 0) && in getCmp() 2589 CmpOp0.getResNo() == CmpOp0->getNumValues() - 1 && in getCmp() 2942 return Res.getValue(Op.getResNo()); in lowerSTRICT_FSETCC() 5997 else if (UI.getUse().getResNo() == 0) in combineLOAD() 6010 Ops.push_back((Op.getNode() == N && Op.getResNo() == 0) ? Extract0 : Op); in combineLOAD() 6857 if (Op.getResNo() == 1 && isIntrinsicWithCC(Op, tmp0, tmp1)) { in computeKnownBitsForTargetNode() 6862 if (Op.getResNo() != 0 || VT == MVT::Untyped) in computeKnownBitsForTargetNode() 6969 if (Op.getResNo() != 0) in ComputeNumSignBitsForTargetNode()
|
| H A D | SystemZISelDAGToDAG.cpp | 1252 if (StoredVal.getResNo() != 0) in isFusableLoadOpStorePattern()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.cpp | 4865 if (Cond.getResNo() == 1 && in LowerSELECT() 5447 if (Cond.getResNo() == 1 && in LowerBRCOND() 5498 if (LHS.getResNo() == 1 && (isOneConstant(RHS) || isNullConstant(RHS)) && in LowerBR_CC() 12767 if (VecRed->getOpcode() != Opcode || VecRed.getResNo() != 0 || in PerformADDVecReduce() 14037 Op0.getResNo() == 0 && Op1.getResNo() == 1) in PerformVMOVDRRCombine() 14613 UI.getUse().getResNo() != Addr.getResNo()) in CombineBaseUpdate() 14860 UI.getUse().getResNo() != Addr.getResNo()) in PerformMVEVLDCombine() 14994 if (UI.getUse().getResNo() == NumVecs) in CombineVLDDUP() 15018 unsigned ResNo = UI.getUse().getResNo(); in CombineVLDDUP() 18095 if (Op.getResNo() == 0) { in computeKnownBitsForTargetNode() [all …]
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/XCore/ |
| H A D | XCoreISelLowering.cpp | 1824 if (Op.getResNo() == 1) { in computeKnownBitsForTargetNode()
|