| /netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/ |
| H A D | TargetLoweringBase.cpp | 236 } else if (OpVT == MVT::f80) { in getFPEXT() 252 if (OpVT == MVT::f80) in getFPROUND() 261 if (OpVT == MVT::f80) in getFPROUND() 268 if (OpVT == MVT::f80) in getFPROUND() 274 } else if (RetVT == MVT::f80) { in getFPROUND() 306 } else if (OpVT == MVT::f80) { in getFPTOSINT() 355 } else if (OpVT == MVT::f80) { in getFPTOUINT() 390 if (RetVT == MVT::f80) in getSINTTOFP() 403 if (RetVT == MVT::f80) in getSINTTOFP() 416 if (RetVT == MVT::f80) in getSINTTOFP() [all …]
|
| H A D | ValueTypes.cpp | 197 case MVT::f80: return Type::getX86_FP80Ty(Context); in getTypeForEVT() 514 case Type::X86_FP80TyID: return MVT(MVT::f80); in getVT()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/ |
| H A D | X86InstrFPStack.td | 56 return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::f80; 66 return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::f80; 168 // f80 instructions cannot use SSE and use neither of these. 216 (OpNode RFP80:$src1, (f80 (extloadf32 addr:$src2)))), 218 (OpNode (f80 (extloadf32 addr:$src2)), RFP80:$src1)))]>; 223 (OpNode RFP80:$src1, (f80 (extloadf64 addr:$src2)))), 225 (OpNode (f80 (extloadf64 addr:$src2)), RFP80:$src1)))]>; 486 [(set RFP80:$dst, (f80 (extloadf64 addr:$src)))]>; 488 [(set RFP80:$dst, (f80 (extloadf32 addr:$src)))]>; 779 // Required for RET of f32 / f64 / f80 values. [all …]
|
| H A D | X86CallingConv.td | 106 CCIfType<[f80], CCAssignToReg<RC.FP_CALL>>, 139 CCIfType<[f80, f128], CCAssignToStack<0, 0>>, 180 CCIfType<[f80], CCAssignToReg<RC.FP_RET>>, 257 CCIfNotSubtarget<"isTargetWin64()", CCIfType<[f80], CCAssignToReg<[FP0, FP1]>>> 580 CCIfType<[f80, f128], CCAssignToStack<0, 0>>, 643 CCIfType<[f80], CCPassIndirect<i64>>, 831 CCIfType<[f80], CCAssignToStack<0, 4>>,
|
| H A D | X86RegisterInfo.td | 542 // values, though they really are f80 values. This will cause us to spill 550 def RFP80 : RegisterClass<"X86",[f80], 32, (add RFP32)>; 553 def RFP80_7 : RegisterClass<"X86",[f80], 32, (add FP7)> { 560 def RST : RegisterClass<"X86", [f80, f64, f32], 32, (sequence "ST%u", 0, 7)> {
|
| H A D | X86FastISel.cpp | 310 if (VT == MVT::f80) in isTypeLegal() 369 case MVT::f80: in X86FastEmitLoad() 500 case MVT::f80: // No f80 support yet. in X86FastEmitStore() 3551 CopyVT = MVT::f80; in fastLowerCall() 3751 case MVT::f80: in X86MaterializeFP() 3896 case MVT::f80: in fastMaterializeFloatZero()
|
| H A D | X86ISelLowering.cpp | 202 for (auto VT : {MVT::f32, MVT::f64, MVT::f80}) { in X86TargetLowering() 347 for (auto VT : { MVT::f32, MVT::f64, MVT::f80, MVT::f128, in X86TargetLowering() 360 setOperationAction(ISD::FREM , MVT::f80 , Expand); in X86TargetLowering() 412 setOperationAction(Op, MVT::f80, Expand); in X86TargetLowering() 418 setLoadExtAction(ISD::EXTLOAD, MVT::f80, MVT::f16, Expand); in X86TargetLowering() 422 setTruncStoreAction(MVT::f80, MVT::f16, Expand); in X86TargetLowering() 449 for (auto VT : { MVT::f32, MVT::f64, MVT::f80, MVT::f128 }) { in X86TargetLowering() 681 addRegisterClass(MVT::f80, &X86::RFP80RegClass); in X86TargetLowering() 682 setOperationAction(ISD::UNDEF, MVT::f80, Expand); in X86TargetLowering() 683 setOperationAction(ISD::FCOPYSIGN, MVT::f80, Expand); in X86TargetLowering() [all …]
|
| H A D | X86ISelLowering.h | 1273 return !X86ScalarSSEf64 || VT == MVT::f80; in ShouldShrinkFPConstant()
|
| H A D | README-SSE.txt | 780 …2:32-i64:64:64-f32:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64-s0:64:64-f80:128:128-n8:16:32:64…
|
| /netbsd-src/external/gpl3/gcc.old/dist/libcpp/ |
| H A D | ucnid.tab | 34 1f5d 1f5f-1f7d 1f80-1fb4 1fb6-1fbc 1fc2-1fc4 1fc6-1fcc 1fd0-1fd3 135 1f5d 1f5f-1f7d 1f80-1fb4 1fb6-1fbc 1fc2-1fc4 1fc6-1fcc 1fd0-1fd3
|
| /netbsd-src/external/gpl3/gcc/dist/libcpp/ |
| H A D | ucnid.tab | 34 1f5d 1f5f-1f7d 1f80-1fb4 1fb6-1fbc 1fc2-1fc4 1fc6-1fcc 1fd0-1fd3 135 1f5d 1f5f-1f7d 1f80-1fb4 1fb6-1fbc 1fc2-1fc4 1fc6-1fcc 1fd0-1fd3
|
| /netbsd-src/external/gpl3/gdb/dist/gdb/regformats/ |
| H A D | reg-ia64.dat | 212 128:f80
|
| /netbsd-src/external/gpl3/gdb.old/dist/gdb/regformats/ |
| H A D | reg-ia64.dat | 212 128:f80
|
| /netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/Support/ |
| H A D | MachineValueType.h | 54 f80 = 12, // This is a 80 bit floating point value enumerator 906 case f80 : return TypeSize::Fixed(80); in getSizeInBits() 1104 return MVT::f80; in getFloatingPointVT()
|
| /netbsd-src/sys/arch/m68k/060sp/dist/ |
| H A D | fplsp.sa | 864 dc.l $00813f80,$00002d41,$ff54f23a,$5522fe74 903 dc.l $f20000a3,$00813f80,$00002d41,$ff54f200 914 dc.l $0048f23c,$44803f80,$0000f200,$9000f23c 917 dc.l $2f00f23c,$44803f80,$000061ff,$00003ce2 1034 dc.l $0c23f200,$08a2f23c,$44223f80,$0000f21f 1245 dc.l $4800b8ae,$22100281,$80000000,$00813f80 1250 dc.l $6c44f23c,$44803f80,$0000f200,$00a2f200 1251 dc.l $001af23c,$44223f80,$0000f200,$0420f200 1254 dc.l $60ff0000,$276cf200,$0018f23c,$44383f80 1453 dc.l $ff5cf23c,$44223f80,$00000a81,$c0000000 [all …]
|
| H A D | fpsp.sa | 633 dc.l $80000000,$f20005a3,$00813f80,$00002d41 672 dc.l $b3aeff84,$b3aeff90,$f20000a3,$00813f80 683 dc.l $0c813fff,$80006e00,$0048f23c,$44803f80 686 dc.l $ff8460ff,$00003fca,$2f00f23c,$44803f80 804 dc.l $44223f80,$0000f21f,$d030f227,$68800a97 1015 dc.l $80000000,$00813f80,$00002f01,$f2009000 1019 dc.l $ffff0c81,$3fff8000,$6c44f23c,$44803f80 1020 dc.l $0000f200,$00a2f200,$001af23c,$44223f80 1024 dc.l $0018f23c,$44383f80,$0000f2d2,$0000292a 1222 dc.l $0000000c,$201f222e,$ff5cf23c,$44223f80 [all …]
|
| H A D | pfpsp.sa | 789 dc.l $4e752028,$00002200,$02807f80,$0000670e 1124 dc.l $44007f80,$00001d7c,$0002ff64,$4e751029 1615 dc.l $43fb0170,$000005fc,$4283f23c,$44803f80 1623 dc.l $4283f23c,$44803f80,$0000e280,$6406f231 1630 dc.l $9a84fbcf,$f7990000,$00003f80,$00000000
|
| /netbsd-src/sys/arch/ia64/ia64/ |
| H A D | context.S | 570 stf.spill [r32]=f80,32 729 ldf.fill f80=[r32],32
|
| /netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/ |
| H A D | ValueTypes.td | 33 def f80 : ValueType<80, 12>; // 80-bit floating point value
|
| H A D | SelectionDAG.h | 1590 case MVT::f80: return APFloat::x87DoubleExtended();
|
| /netbsd-src/external/apache2/llvm/dist/llvm/utils/TableGen/ |
| H A D | CodeGenTarget.cpp | 75 case MVT::f80: return "MVT::f80"; in getEnumName()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeDAG.cpp | 2049 case MVT::f80: LC = Call_F80; break; in ExpandFPLibCall() 2105 case MVT::f80: LC = Call_F80; break; in ExpandArgFPLibCall() 2200 case MVT::f80: LC = RTLIB::SINCOS_F80; break; in isSinCosLibcallAvailable() 2234 case MVT::f80: LC = RTLIB::SINCOS_F80; break; in ExpandSinCosLibCall() 3204 if ((SVT == MVT::f64 || SVT == MVT::f80) && in ExpandNode() 4057 case MVT::f80: LC = RTLIB::POWI_F80; break; in ConvertNodeToLibcall()
|
| /netbsd-src/crypto/external/bsd/openssl/dist/crypto/bn/asm/ |
| H A D | ia64.S | 676 { .mfi; xma.lu f80=f32,f124,f0 };; 780 { .mfi; getf.sig r16=f80
|
| /netbsd-src/crypto/external/bsd/openssl.old/dist/crypto/bn/asm/ |
| H A D | ia64.S | 677 { .mfi; xma.lu f80=f32,f124,f0 };; 781 { .mfi; getf.sig r16=f80
|
| /netbsd-src/external/apache2/llvm/dist/llvm/docs/ |
| H A D | LangRef.rst | 13508 declare x86_fp80 @llvm.sqrt.f80(x86_fp80 %Val) 13546 declare x86_fp80 @llvm.powi.f80(x86_fp80 %Val, i32 %power) 13584 declare x86_fp80 @llvm.sin.f80(x86_fp80 %Val) 13621 declare x86_fp80 @llvm.cos.f80(x86_fp80 %Val) 13658 declare x86_fp80 @llvm.pow.f80(x86_fp80 %Val, x86_fp80 %Power) 13696 declare x86_fp80 @llvm.exp.f80(x86_fp80 %Val) 13734 declare x86_fp80 @llvm.exp2.f80(x86_fp80 %Val) 13772 declare x86_fp80 @llvm.log.f80(x86_fp80 %Val) 13810 declare x86_fp80 @llvm.log10.f80(x86_fp80 %Val) 13848 declare x86_fp80 @llvm.log2.f80(x86_fp80 %Val) [all …]
|