Searched refs:buildZExt (Results 1 – 9 of 9) sorted by relevance
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/GlobalISel/ |
| H A D | LegalizerHelper.cpp | 933 MIRBuilder.buildZExt(DstReg, TmpReg); in narrowScalar() 1360 Register ResultReg = MIRBuilder.buildZExt(WideTy, Src1).getReg(0); in widenScalarMergeValues() 1368 auto ZextInput = MIRBuilder.buildZExt(WideTy, SrcReg); in widenScalarMergeValues() 1810 auto RHS = IsShift ? MIRBuilder.buildZExt(WideTy, MI.getOperand(2)) in widenScalarAddSubShlSat() 1932 auto MIBSrc = MIRBuilder.buildZExt(WideTy, SrcReg); in widenScalar() 2629 auto ZextVal = B.buildZExt(TargetTy, InsertReg); in buildBitFieldInsert() 2797 MIRBuilder.buildZExt(DstReg, TmpReg); in lowerLoad() 3073 auto ZExtCarryIn = MIRBuilder.buildZExt(Ty, CarryIn); in lower() 3102 auto ZExtBorrowIn = MIRBuilder.buildZExt(Ty, BorrowIn); in lower() 4704 CarrySum = B.buildZExt(NarrowTy, Uaddo.getReg(1)).getReg(0); in multiplyRegisters() [all …]
|
| H A D | CallLowering.cpp | 1085 MIRBuilder.buildZExt(NewReg, ValReg); in extendRegister()
|
| H A D | MachineIRBuilder.cpp | 426 MachineInstrBuilder MachineIRBuilder::buildZExt(const DstOp &Res, in buildZExt() function in MachineIRBuilder
|
| H A D | CombinerHelper.cpp | 1970 Builder.buildZExt(MI.getOperand(0), NarrowShift); in applyCombineShlOfExtend() 2153 Builder.buildZExt(Dst0Reg, ZExtSrcReg); in applyCombineUnmergeZExtToZExt()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/GISel/ |
| H A D | AArch64LegalizerInfo.cpp | 1051 Val = MIRBuilder.buildZExt(LLT::scalar(64), Val).getReg(0); in legalizeCTPOP() 1061 MIRBuilder.buildZExt(Dst, UADDLV); in legalizeCTPOP()
|
| H A D | AArch64CallLowering.cpp | 381 CurVReg = MIRBuilder.buildZExt(LLT::scalar(8), CurVReg).getReg(0); in lowerReturn()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPURegisterBankInfo.cpp | 2151 B.buildZExt(NewSrcReg, MI.getOperand(4).getReg()); in applyMappingImpl() 2185 B.buildZExt(NewCondReg, CondRegs[0]); in applyMappingImpl() 2237 B.buildZExt(NewCondReg, CondReg); in applyMappingImpl() 2545 ZextLo = B.buildZExt(S32, Lo).getReg(0); in applyMappingImpl() 2548 Register ZextHi = B.buildZExt(S32, Hi).getReg(0); in applyMappingImpl()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Mips/ |
| H A D | MipsCallLowering.cpp | 299 return MIRBuilder.buildZExt(LocTy, ValReg).getReg(0); in extendRegister()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/GlobalISel/ |
| H A D | MachineIRBuilder.h | 671 MachineInstrBuilder buildZExt(const DstOp &Res, const SrcOp &Op);
|