Home
last modified time | relevance | path

Searched refs:WR (Results 1 – 25 of 72) sorted by relevance

123

/netbsd-src/external/bsd/less/dist/lesstest/
H A Dpipeline.c8 #define WR 1 macro
29 …: in %d, out %d, close %d,%d\n", less_in_pipe[RD], screen_in_pipe[WR], less_in_pipe[WR], screen_in… in become_child_less()
30 close(less_in_pipe[WR]); in become_child_less()
32 dup_std(less_in_pipe[RD], screen_in_pipe[WR]); in become_child_less()
52 …een child: in %d, out %d, close %d\n", screen_in_pipe[RD], screen_out_pipe[WR], screen_out_pipe[RD… in become_child_screen()
54 dup_std(screen_in_pipe[RD], screen_out_pipe[WR]); in become_child_screen()
87 pipeline->less_in_pipe[RD] = pipeline->less_in_pipe[WR] = -1; in new_pipeline()
88 pipeline->screen_in_pipe[RD] = pipeline->screen_in_pipe[WR] = -1; in new_pipeline()
89 pipeline->screen_out_pipe[RD] = pipeline->screen_out_pipe[WR] = -1; in new_pipeline()
126 …e) fprintf(stderr, "less in pipe %d,%d\n", pipeline->less_in_pipe[RD], pipeline->less_in_pipe[WR]); in create_less_pipeline()
[all …]
/netbsd-src/external/apache2/llvm/dist/llvm/lib/MCA/HardwareUnits/
H A DRegisterFile.cpp119 WriteRef &WR = RegisterMappings[RegID].first; in onInstructionExecuted() local
120 if (WR.getWriteState() == &WS) in onInstructionExecuted()
121 WR.notifyExecuted(CurrentCycle); in onInstructionExecuted()
336 WriteRef &WR = RegisterMappings[RegID].first; in removeRegisterWrite() local
337 if (WR.getWriteState() == &WS) in removeRegisterWrite()
338 WR.commit(); in removeRegisterWrite()
469 unsigned RegisterFile::getElapsedCyclesFromWriteBack(const WriteRef &WR) const { in getElapsedCyclesFromWriteBack()
470 assert(WR.hasKnownWriteBackCycle() && "Write hasn't been committed yet!"); in getElapsedCyclesFromWriteBack()
471 return CurrentCycle - WR.getWriteBackCycle(); in getElapsedCyclesFromWriteBack()
491 const WriteRef &WR = RegisterMappings[RegID].first; in collectWrites() local
[all …]
/netbsd-src/usr.bin/tail/
H A Dread.c91 WR(t + 1, len); in displaybytes()
99 WR(t + 1, len); in displaybytes()
103 WR(sp, tlen); in displaybytes()
108 WR(t + 1, len); in displaybytes()
110 WR(sp, tlen); in displaybytes()
114 WR(p, len); in displaybytes()
116 WR(sp, len); in displaybytes()
197 WR(lines[cnt].l, lines[cnt].len); in displaylines()
200 WR(lines[cnt].l, lines[cnt].len); in displaylines()
204 WR(lines[cnt].l, lines[cnt].len); in displaylines()
[all …]
H A Dreverse.c136 WR(p + 1, llen); in r_reg()
144 WR(p, llen); in r_reg()
244 WR(p + 1, llen); in r_buf()
250 WR(tr->l, tr->len); in r_buf()
262 WR(tl->l, tl->len); in r_buf()
266 WR(tl->l, tl->len); in r_buf()
H A Dextern.h34 #define WR(p, size) \ macro
H A Dforward.c338 WR(p, mmap_size - mmap_remaining); in rlines()
/netbsd-src/sys/external/bsd/drm2/dist/drm/nouveau/nvkm/subdev/fb/
H A Dnouveau_nvkm_subdev_fb_gddr3.c78 int CL, WR, CWL, DLL = 0, ODT = 0, RON, hi; in nvkm_gddr3_calc() local
84 WR = ram->next->bios.timing_10_WR; in nvkm_gddr3_calc()
92 WR = (ram->next->bios.timing[2] & 0x007f0000) >> 16; in nvkm_gddr3_calc()
108 WR = ramxlat(ramgddr3_wr_lo, WR); in nvkm_gddr3_calc()
109 if (CL < 0 || CWL < 1 || CWL > 7 || WR < 0) in nvkm_gddr3_calc()
120 ram->mr[1] |= (WR & 0x03) << 4; in nvkm_gddr3_calc()
121 ram->mr[1] |= (WR & 0x04) << 5; in nvkm_gddr3_calc()
H A Dnouveau_nvkm_subdev_fb_sddr2.c69 int CL, WR, DLL = 0, ODT = 0; in nvkm_sddr2_calc() local
74 WR = ram->next->bios.timing_10_WR; in nvkm_sddr2_calc()
80 WR = (ram->next->bios.timing[2] & 0x007f0000) >> 16; in nvkm_sddr2_calc()
93 WR = ramxlat(ramddr2_wr, WR); in nvkm_sddr2_calc()
94 if (CL < 0 || WR < 0) in nvkm_sddr2_calc()
98 ram->mr[0] |= (WR & 0x07) << 9; in nvkm_sddr2_calc()
H A Dnouveau_nvkm_subdev_fb_sddr3.c78 int CWL, CL, WR, DLL = 0, ODT = 0; in nvkm_sddr3_calc() local
90 WR = ram->next->bios.timing_10_WR; in nvkm_sddr3_calc()
96 WR = (ram->next->bios.timing[2] & 0x007f0000) >> 16; in nvkm_sddr3_calc()
108 WR = ramxlat(ramddr3_wr, WR); in nvkm_sddr3_calc()
109 if (CL < 0 || CWL < 0 || WR < 0) in nvkm_sddr3_calc()
113 ram->mr[0] |= (WR & 0x07) << 9; in nvkm_sddr3_calc()
H A Dnouveau_nvkm_subdev_fb_gddr5.c43 int WL, CL, WR, at[2], dt, ds; in nvkm_gddr5_calc() local
65 WR = (ram->next->bios.timing[2] & 0x007f0000) >> 16; in nvkm_gddr5_calc()
75 if (WL < 1 || WL > 7 || CL < 5 || CL > 36 || WR < 4 || WR > 35) in nvkm_gddr5_calc()
78 WR -= 4; in nvkm_gddr5_calc()
81 ram->mr[0] |= (WR & 0x0f) << 8; in nvkm_gddr5_calc()
123 ram->mr[8] |= (WR & 0x10) >> 3; in nvkm_gddr5_calc()
H A Dnouveau_nvkm_subdev_fb_ramnv50.c115 timing[1] = (T(WR) + 1 + T(CWL)) << 24 | in nv50_ram_timing_calc()
182 T(WR) = ((timing[1] >> 24) & 0xff) - 1 - T(CWL); in nv50_ram_timing_read()
/netbsd-src/external/apache2/llvm/dist/llvm/lib/MCA/Stages/
H A DInOrderIssueStage.cpp105 for (const WriteRef &WR : Writes) { in checkRegisterHazard() local
106 const WriteState *WS = WR.getWriteState(); in checkRegisterHazard()
127 for (const WriteRef &WR : CommittedWrites) { in checkRegisterHazard() local
128 unsigned WriteResID = WR.getWriteResourceID(); in checkRegisterHazard()
129 assert(!WR.getWriteState() && "Should be already committed!"); in checkRegisterHazard()
130 assert(WR.hasKnownWriteBackCycle() && "Invalid write!"); in checkRegisterHazard()
134 unsigned Elapsed = PRF.getElapsedCyclesFromWriteBack(WR); in checkRegisterHazard()
/netbsd-src/external/bsd/ntp/dist/libparse/
H A Dparsesolaris.c308 return putctl1(WR(q)->q_next, M_CTL, (mode == M_PARSE) ? MC_SERVICEIMM : in setup_stream()
352 WR(q)->q_ptr = q->q_ptr; in parseopen()
353 pprintf(DD_OPEN, "parse: OPEN - WQ parse area q=%x, q->q_ptr=%x\n", WR(q), WR(q)->q_ptr); in parseopen()
435 WR(q)->q_ptr = (caddr_t)NULL; in parseclose()
786 dq = WR(q); in init_linemon()
H A Dparsestreams.c460 return putctl1(WR(q)->q_next, M_CTL, (mode == M_PARSE) ? MC_SERVICEIMM : in setup_stream()
510 WR(q)->q_ptr = q->q_ptr; in parseopen()
590 WR(q)->q_ptr = (caddr_t)NULL; in parseclose()
936 dq = WR(q); in init_linemon()
/netbsd-src/sys/external/gpl2/dts/dist/arch/arm64/boot/dts/renesas/
H A Dr8a774e1-hihope-rzg2h-ex-idk-1110wr.dts4 * to an Advantech IDK-1110WR 10.1" LVDS panel
H A Dr8a774a1-hihope-rzg2m-ex-idk-1110wr.dts4 * to an Advantech IDK-1110WR 10.1" LVDS panel
H A Dr8a774b1-hihope-rzg2n-ex-idk-1110wr.dts4 * to an Advantech IDK-1110WR 10.1" LVDS panel
H A Dr8a774a1-hihope-rzg2m-rev2-ex-idk-1110wr.dts4 * Advantech IDK-1110WR 10.1" LVDS panel
H A Dr8a774b1-hihope-rzg2n-rev2-ex-idk-1110wr.dts4 * to an Advantech IDK-1110WR 10.1" LVDS panel
H A Dr8a774c0-ek874-idk-2121wr.dts4 * connected to an Advantech IDK-2121WR 21.5" LVDS panel
/netbsd-src/external/gpl3/binutils.old/dist/opcodes/
H A Dmt-opc.c676 …{ { MNEM, ' ', OP (FRSR2), ',', '#', OP (RDA), ',', '#', OP (WR), ',', '#', OP (XMODE), ',', '#', …
688 …{ { MNEM, ' ', '#', OP (RDA), ',', '#', OP (WR), ',', '#', OP (FBINCR), ',', '#', OP (BALL), ',', …
694 …{ { MNEM, ' ', OP (FRSR2), ',', '#', OP (RDA), ',', '#', OP (WR), ',', '#', OP (FBINCR), ',', '#',…
700 …{ { MNEM, ' ', OP (FRSR1), ',', '#', OP (RDA), ',', '#', OP (WR), ',', '#', OP (BALL), ',', '#', O…
706 …{ { MNEM, ' ', OP (FRSR1), ',', OP (FRSR2), ',', '#', OP (RDA), ',', '#', OP (WR), ',', '#', OP (L…
/netbsd-src/external/gpl3/binutils/dist/opcodes/
H A Dmt-opc.c676 …{ { MNEM, ' ', OP (FRSR2), ',', '#', OP (RDA), ',', '#', OP (WR), ',', '#', OP (XMODE), ',', '#', …
688 …{ { MNEM, ' ', '#', OP (RDA), ',', '#', OP (WR), ',', '#', OP (FBINCR), ',', '#', OP (BALL), ',', …
694 …{ { MNEM, ' ', OP (FRSR2), ',', '#', OP (RDA), ',', '#', OP (WR), ',', '#', OP (FBINCR), ',', '#',…
700 …{ { MNEM, ' ', OP (FRSR1), ',', '#', OP (RDA), ',', '#', OP (WR), ',', '#', OP (BALL), ',', '#', O…
706 …{ { MNEM, ' ', OP (FRSR1), ',', OP (FRSR2), ',', '#', OP (RDA), ',', '#', OP (WR), ',', '#', OP (L…
/netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/MCA/HardwareUnits/
H A DRegisterFile.h284 unsigned getElapsedCyclesFromWriteBack(const WriteRef &WR) const;
/netbsd-src/external/apache2/llvm/dist/llvm/utils/TableGen/
H A DSubtargetEmitter.cpp855 for (Record *WR : ProcModel.WriteResDefs) { in FindWriteResources()
856 if (!WR->isSubClassOf("WriteRes")) in FindWriteResources()
858 if (AliasDef == WR->getValueAsDef("WriteType") in FindWriteResources()
859 || SchedWrite.TheDef == WR->getValueAsDef("WriteType")) { in FindWriteResources()
861 PrintFatalError(WR->getLoc(), "Resources are defined for both " in FindWriteResources()
865 ResDef = WR; in FindWriteResources()
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Object/
H A DWindowsResource.cpp329 Error WindowsResourceParser::parse(WindowsResource *WR, in parse() argument
331 auto EntryOrErr = WR->getHeadEntry(); in parse()
349 InputFilenames.push_back(std::string(WR->getFileName())); in parse()
358 Entry, InputFilenames[Node->Origin], WR->getFileName())); in parse()

123