Home
last modified time | relevance | path

Searched refs:ShiftLeft (Results 1 – 7 of 7) sorted by relevance

/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/
H A DX86InstCombineIntrinsic.cpp122 bool ShiftLeft = false; in simplifyX86immShift() local
149 ShiftLeft = false; in simplifyX86immShift()
172 ShiftLeft = false; in simplifyX86immShift()
195 ShiftLeft = true; in simplifyX86immShift()
198 assert((LogicalShift || !ShiftLeft) && "Only logical shifts can shift left"); in simplifyX86immShift()
218 return (LogicalShift ? (ShiftLeft ? Builder.CreateShl(Vec, Amt) in simplifyX86immShift()
245 return (LogicalShift ? (ShiftLeft ? Builder.CreateShl(Vec, Amt) in simplifyX86immShift()
289 if (ShiftLeft) in simplifyX86immShift()
304 bool ShiftLeft = false; in simplifyX86varShift() local
319 ShiftLeft = false; in simplifyX86varShift()
[all …]
H A DX86ISelLowering.cpp6221 unsigned ShiftLeft = NumElems - SubVecNumElems; in insert1BitVector() local
6224 DAG.getTargetConstant(ShiftLeft, dl, MVT::i8)); in insert1BitVector()
6262 unsigned ShiftLeft = NumElems - SubVecNumElems; in insert1BitVector() local
6273 DAG.getTargetConstant(ShiftLeft, dl, MVT::i8)); in insert1BitVector()
6284 DAG.getTargetConstant(ShiftLeft, dl, MVT::i8)); in insert1BitVector()
/netbsd-src/external/apache2/llvm/dist/llvm/lib/ExecutionEngine/RuntimeDyld/
H A DRuntimeDyldChecker.cpp94 ShiftLeft, enumerator
160 return std::make_pair(BinOpToken::ShiftLeft, Expr.substr(2).ltrim()); in parseBinOpToken()
199 case BinOpToken::ShiftLeft: in computeBinOpResult()
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Transforms/InstCombine/
H A DInstCombineMulDivRem.cpp903 Value *ShiftLeft; in foldUDivShl() local
904 if (!match(Op1, m_ZExt(m_Value(ShiftLeft)))) in foldUDivShl()
905 ShiftLeft = Op1; in foldUDivShl()
909 if (!match(ShiftLeft, m_Shl(m_Constant(CI), m_Value(N)))) in foldUDivShl()
915 if (Op1 != ShiftLeft) in foldUDivShl()
/netbsd-src/external/apache2/llvm/dist/clang/lib/AST/Interp/
H A DInterp.h871 inline bool ShiftLeft(InterpState &S, CodePtr OpPC, const T &V, unsigned RHS) { in ShiftLeft() function
904 return ShiftLeft<TL, TR>(S, OpPC, LHS, Trunc<TR, TL>(S, OpPC, Bits, -RHS)); in Shr()
921 return ShiftLeft<TL, TR>(S, OpPC, LHS, Trunc<TR, TL>(S, OpPC, Bits, RHS)); in Shl()
/netbsd-src/sys/external/bsd/acpica/dist/tests/misc/
H A Dgrammar.asl834 Or(Local0,ShiftLeft(Arg1,8),Local0)
838 Or(Local0,ShiftLeft(Arg1,8),Local0)
1741 Store ("++++++++ ShiftLeft (0x11112222, 2, Local7)", Debug)
1742 ShiftLeft (0x11112222, 2, Local7)
4017 ShiftLeft (BYT1, 1, BYT1)
4038 ShiftLeft (BYT1, 1, BYT1)
4054 ShiftLeft (WRD1, 1, WRD1)
4068 ShiftLeft (WRD1, 1, WRD1)
4083 ShiftLeft (DWD1, 1, DWD1)
4096 ShiftLeft (DWD1, 1, DWD1)
[all …]
/netbsd-src/sys/external/bsd/acpica/dist/
H A Dchanges.txt4154 commutative" operators -- Subtract, Divide, Modulo, ShiftLeft, and
4456 Z = X << Y ShiftLeft (X, Y, Z)
4485 X <<= Y ShiftLeft (X, Y, X)
12113 Fixed a problem where a ShiftLeft or ShiftRight of more than 64 bits