Searched refs:SecondReg (Results 1 – 5 of 5) sorted by relevance
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/ARM/ |
| H A D | ARMLoadStoreOptimizer.cpp | 2258 Register &FirstReg, Register &SecondReg, Register &BaseReg, int &Offset, in CanFormLdStDWord() argument
2318 SecondReg = Op1->getOperand(0).getReg(); in CanFormLdStDWord()
2319 if (FirstReg == SecondReg) in CanFormLdStDWord()
2421 Register FirstReg, SecondReg; in RescheduleOps() local
2429 FirstReg, SecondReg, BaseReg, in RescheduleOps()
2437 MRI->constrainRegClass(SecondReg, TRC); in RescheduleOps()
2443 .addReg(SecondReg, RegState::Define) in RescheduleOps()
2457 .addReg(SecondReg) in RescheduleOps()
2474 MRI->setRegAllocationHint(FirstReg, ARMRI::RegPairEven, SecondReg); in RescheduleOps()
2475 MRI->setRegAllocationHint(SecondReg, ARMRI::RegPairOdd, FirstReg); in RescheduleOps()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Mips/AsmParser/ |
| H A D | MipsAsmParser.cpp | 4343 unsigned SecondReg = Inst.getOperand(1).getReg(); in expandTrunc() local
4359 FirstReg, SecondReg, IDLoc, STI); in expandTrunc()
4367 FirstReg, SecondReg, IDLoc, STI); in expandTrunc()
5285 unsigned SecondReg = nextReg(FirstReg); in expandLoadStoreDMacro() local
5287 if (!SecondReg) in expandLoadStoreDMacro()
5306 TOut.emitRRX(Opcode, SecondReg, BaseReg, SecondOffset, IDLoc, STI); in expandLoadStoreDMacro()
5308 TOut.emitRRX(Opcode, SecondReg, BaseReg, SecondOffset, IDLoc, STI); in expandLoadStoreDMacro()
5332 unsigned SecondReg = nextReg(FirstReg); in expandStoreDM1Macro() local
5334 if (!SecondReg) in expandStoreDM1Macro()
5350 std::swap(FirstReg, SecondReg); in expandStoreDM1Macro()
[all …]
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/AsmParser/ |
| H A D | AArch64AsmParser.cpp | 6192 unsigned SecondReg; in tryParseGPRSeqPair() local
6193 Res = tryParseScalarRegister(SecondReg); in tryParseGPRSeqPair()
6197 if (RI->getEncodingValue(SecondReg) != FirstEncoding + 1 || in tryParseGPRSeqPair()
6198 (isXReg && !XRegClass.contains(SecondReg)) || in tryParseGPRSeqPair()
6199 (isWReg && !WRegClass.contains(SecondReg))) { in tryParseGPRSeqPair()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/PowerPC/ |
| H A D | PPCInstrInfo.cpp | 1633 SecondReg = SwapOps ? TrueReg : FalseReg; in insertSelect() local
1650 .addReg(FirstReg).addReg(SecondReg) in insertSelect()
|
| H A D | PPCISelLowering.cpp | 6711 const unsigned SecondReg = State.AllocateReg(PPC::R10); in CC_AIX() local
6712 assert(FirstReg && SecondReg && in CC_AIX()
6717 CCValAssign::getCustomReg(ValNo, ValVT, SecondReg, RegVT, LocInfo)); in CC_AIX()
|