Home
last modified time | relevance | path

Searched refs:SchedReads (Results 1 – 3 of 3) sorted by relevance

/netbsd-src/external/apache2/llvm/dist/llvm/utils/TableGen/
H A DCodeGenSchedule.h431 std::vector<CodeGenSchedRW> SchedReads; variable
517 assert(Idx < SchedReads.size() && "bad SchedRead index"); in getSchedRead()
518 assert(SchedReads[Idx].isValid() && "invalid SchedRead"); in getSchedRead()
519 return SchedReads[Idx]; in getSchedRead()
H A DCodeGenSchedule.cpp590 SchedReads.resize(1); in collectSchedRW()
667 SchedReads.emplace_back(SchedReads.size(), SRDef); in collectSchedRW()
692 } for (unsigned RIdx = 0, REnd = SchedReads.size(); RIdx != REnd; in collectSchedRW()
695 SchedReads[RIdx].dump(); in collectSchedRW()
722 const std::vector<CodeGenSchedRW> &RWVec = IsRead ? SchedReads : SchedWrites; in getSchedRWIdx()
729 for (const CodeGenSchedRW &Read : SchedReads) { in hasReadOfWrite()
832 std::vector<CodeGenSchedRW> &RWVec = IsRead ? SchedReads : SchedWrites; in findRWForSequence()
852 std::vector<CodeGenSchedRW> &RWVec = IsRead ? SchedReads : SchedWrites; in findOrInsertRW()
927 dbgs() << " " << SchedReads[Read].Name; in collectSchedClasses()
946 dbgs() << " " << SchedReads[RIdx].Name; in collectSchedClasses()
[all …]
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/ARM/
H A DARMScheduleR52.td45 // Cortex-R52 specific SchedReads