| /netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeTypes.h | 93 SmallDenseMap<SDValue, TableId, 8> ValueToIdMap; 94 SmallDenseMap<TableId, SDValue, 8> IdToValueMap; 140 TableId getTableId(SDValue V) { in getTableId() 159 const SDValue &getSDValue(TableId &Id) { in getSDValue() 183 TableId NewId = getTableId(SDValue(New, i)); in NoteDeletion() 184 TableId OldId = getTableId(SDValue(Old, i)); in NoteDeletion() 204 ValueToIdMap.erase(SDValue(Old, i)); in NoteDeletion() 212 void AnalyzeNewValue(SDValue &Val); 215 void RemapValue(SDValue &V); 218 SDValue BitConvertToInteger(SDValue Op); [all …]
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Hexagon/ |
| H A D | HexagonISelLowering.h | 122 bool IsEligibleForTailCallOptimization(SDValue Callee, 125 const SmallVectorImpl<SDValue> &OutVals, 139 bool hasBitTest(SDValue X, SDValue Y) const override; 158 SDValue LowerOperation(SDValue Op, SelectionDAG &DAG) const override; 159 void LowerOperationWrapper(SDNode *N, SmallVectorImpl<SDValue> &Results, 161 void ReplaceNodeResults(SDNode *N, SmallVectorImpl<SDValue> &Results, 166 SDValue LowerBUILD_VECTOR(SDValue Op, SelectionDAG &DAG) const; 167 SDValue LowerCONCAT_VECTORS(SDValue Op, SelectionDAG &DAG) const; 168 SDValue LowerEXTRACT_VECTOR_ELT(SDValue Op, SelectionDAG &DAG) const; 169 SDValue LowerEXTRACT_SUBVECTOR(SDValue Op, SelectionDAG &DAG) const; [all …]
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Mips/ |
| H A D | MipsSEISelDAGToDAG.h | 35 unsigned getMSACtrlReg(const SDValue RegIdx) const; 45 bool selectAddrFrameIndex(SDValue Addr, SDValue &Base, SDValue &Offset) const; 46 bool selectAddrFrameIndexOffset(SDValue Addr, SDValue &Base, SDValue &Offset, 50 bool selectAddrRegImm(SDValue Addr, SDValue &Base, 51 SDValue &Offset) const override; 53 bool selectAddrDefault(SDValue Addr, SDValue &Base, 54 SDValue &Offset) const override; 56 bool selectIntAddr(SDValue Addr, SDValue &Base, 57 SDValue &Offset) const override; 59 bool selectAddrRegImm9(SDValue Addr, SDValue &Base, [all …]
|
| H A D | MipsISelDAGToDAG.h | 58 virtual bool selectAddrRegImm(SDValue Addr, SDValue &Base, 59 SDValue &Offset) const; 62 virtual bool selectAddrDefault(SDValue Addr, SDValue &Base, 63 SDValue &Offset) const; 66 virtual bool selectIntAddr(SDValue Addr, SDValue &Base, 67 SDValue &Offset) const; 69 virtual bool selectIntAddr11MM(SDValue Addr, SDValue &Base, 70 SDValue &Offset) const; 72 virtual bool selectIntAddr12MM(SDValue Addr, SDValue &Base, 73 SDValue &Offset) const; [all …]
|
| H A D | MipsISelDAGToDAG.cpp | 76 bool MipsDAGToDAGISel::selectAddrRegImm(SDValue Addr, SDValue &Base, in selectAddrRegImm() 77 SDValue &Offset) const { in selectAddrRegImm() 82 bool MipsDAGToDAGISel::selectAddrDefault(SDValue Addr, SDValue &Base, in selectAddrDefault() 83 SDValue &Offset) const { in selectAddrDefault() 88 bool MipsDAGToDAGISel::selectIntAddr(SDValue Addr, SDValue &Base, in selectIntAddr() 89 SDValue &Offset) const { in selectIntAddr() 94 bool MipsDAGToDAGISel::selectIntAddr11MM(SDValue Addr, SDValue &Base, in selectIntAddr11MM() 95 SDValue &Offset) const { in selectIntAddr11MM() 100 bool MipsDAGToDAGISel::selectIntAddr12MM(SDValue Addr, SDValue &Base, in selectIntAddr12MM() 101 SDValue &Offset) const { in selectIntAddr12MM() [all …]
|
| /netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/ |
| H A D | SelectionDAG.h | 240 SDValue Root; 401 void createOperands(SDNode *Node, ArrayRef<SDValue> Vals); 513 const SDValue &getRoot() const { return Root; } 516 SDValue getEntryNode() const { 517 return SDValue(const_cast<SDNode *>(&EntryNode), 0); 522 const SDValue &setRoot(SDValue N) { 617 SDValue getConstant(uint64_t Val, const SDLoc &DL, EVT VT, 619 SDValue getConstant(const APInt &Val, const SDLoc &DL, EVT VT, 622 SDValue getAllOnesConstant(const SDLoc &DL, EVT VT, bool IsTarget = false, 628 SDValue getConstant(const ConstantInt &Val, const SDLoc &DL, EVT VT, [all …]
|
| H A D | SelectionDAGTargetInfo.h | 51 virtual SDValue EmitTargetCodeForMemcpy(SelectionDAG &DAG, const SDLoc &dl, in EmitTargetCodeForMemcpy() 52 SDValue Chain, SDValue Op1, in EmitTargetCodeForMemcpy() 53 SDValue Op2, SDValue Op3, in EmitTargetCodeForMemcpy() 58 return SDValue(); in EmitTargetCodeForMemcpy() 67 virtual SDValue EmitTargetCodeForMemmove( in EmitTargetCodeForMemmove() 68 SelectionDAG &DAG, const SDLoc &dl, SDValue Chain, SDValue Op1, in EmitTargetCodeForMemmove() 69 SDValue Op2, SDValue Op3, Align Alignment, bool isVolatile, in EmitTargetCodeForMemmove() 71 return SDValue(); in EmitTargetCodeForMemmove() 80 virtual SDValue EmitTargetCodeForMemset(SelectionDAG &DAG, const SDLoc &dl, in EmitTargetCodeForMemset() 81 SDValue Chain, SDValue Op1, in EmitTargetCodeForMemset() [all …]
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/PowerPC/ |
| H A D | PPCISelLowering.h | 672 SDValue get_VSPLTI_elt(SDNode *N, unsigned ByteSize, SelectionDAG &DAG); 775 bool hasAndNotCompare(SDValue) const override { in hasAndNotCompare() argument 785 SDValue getNegatedExpression(SDValue Op, SelectionDAG &DAG, bool LegalOps, 801 bool getPreIndexedAddressParts(SDNode *N, SDValue &Base, 802 SDValue &Offset, 808 bool SelectAddressEVXRegReg(SDValue N, SDValue &Base, SDValue &Index, 815 bool SelectAddressRegReg(SDValue N, SDValue &Base, SDValue &Index, 824 bool SelectAddressRegImm(SDValue N, SDValue &Disp, SDValue &Base, 827 bool SelectAddressRegImm34(SDValue N, SDValue &Disp, SDValue &Base, 832 bool SelectAddressRegRegOnly(SDValue N, SDValue &Base, SDValue &Index, [all …]
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/ |
| H A D | SIISelLowering.h | 47 SDValue lowerKernArgParameterPtr(SelectionDAG &DAG, const SDLoc &SL, 48 SDValue Chain, uint64_t Offset) const; 49 SDValue getImplicitArgPtr(SelectionDAG &DAG, const SDLoc &SL) const; 50 SDValue lowerKernargMemParameter(SelectionDAG &DAG, EVT VT, EVT MemVT, 51 const SDLoc &SL, SDValue Chain, 56 SDValue lowerStackParameter(SelectionDAG &DAG, CCValAssign &VA, 57 const SDLoc &SL, SDValue Chain, 59 SDValue getPreloadedValue(SelectionDAG &DAG, 64 SDValue LowerGlobalAddress(AMDGPUMachineFunction *MFI, SDValue Op, 66 SDValue lowerImplicitZextParam(SelectionDAG &DAG, SDValue Op, [all …]
|
| H A D | AMDGPUISelLowering.h | 35 SDValue getFFBX_U32(SelectionDAG &DAG, SDValue Op, const SDLoc &DL, unsigned Opc) const; 38 static unsigned numBitsUnsigned(SDValue Op, SelectionDAG &DAG); 39 static unsigned numBitsSigned(SDValue Op, SelectionDAG &DAG); 43 SDValue LowerEXTRACT_SUBVECTOR(SDValue Op, SelectionDAG &DAG) const; 44 SDValue LowerCONCAT_VECTORS(SDValue Op, SelectionDAG &DAG) const; 48 SDValue LowerFREM(SDValue Op, SelectionDAG &DAG) const; 49 SDValue LowerFCEIL(SDValue Op, SelectionDAG &DAG) const; 50 SDValue LowerFTRUNC(SDValue Op, SelectionDAG &DAG) const; 51 SDValue LowerFRINT(SDValue Op, SelectionDAG &DAG) const; 52 SDValue LowerFNEARBYINT(SDValue Op, SelectionDAG &DAG) const; [all …]
|
| H A D | R600ISelLowering.h | 35 SDValue LowerOperation(SDValue Op, SelectionDAG &DAG) const override; 36 SDValue PerformDAGCombine(SDNode *N, DAGCombinerInfo &DCI) const override; 38 SmallVectorImpl<SDValue> &Results, 41 SDValue LowerFormalArguments(SDValue Chain, CallingConv::ID CallConv, 45 SmallVectorImpl<SDValue> &InVals) const override; 63 SDValue LowerImplicitParameter(SelectionDAG &DAG, EVT VT, const SDLoc &DL, 68 SDValue OptimizeSwizzle(SDValue BuildVector, SDValue Swz[], SelectionDAG &DAG, 70 SDValue vectorToVerticalVector(SelectionDAG &DAG, SDValue Vector) const; 72 SDValue lowerFrameIndex(SDValue Op, SelectionDAG &DAG) const; 73 SDValue LowerEXTRACT_VECTOR_ELT(SDValue Op, SelectionDAG &DAG) const; [all …]
|
| H A D | AMDGPUISelDAGToDAG.cpp | 47 static bool isNullConstantOrUndef(SDValue V) { in isNullConstantOrUndef() 55 static bool getConstantValue(SDValue N, uint32_t &Out) { in getConstantValue() 140 std::pair<SDValue, SDValue> foldFrameIndex(SDValue N) const; 141 bool isNoNanSrc(SDValue N) const; 167 bool isBaseWithConstantOffset64(SDValue Addr, SDValue &LHS, 168 SDValue &RHS) const; 172 SDNode *glueCopyToOp(SDNode *N, SDValue NewChain, SDValue Glue) const; 173 SDNode *glueCopyToM0(SDNode *N, SDValue Val) const; 177 virtual bool SelectADDRVTX_READ(SDValue Addr, SDValue &Base, SDValue &Offset); 178 virtual bool SelectADDRIndirect(SDValue Addr, SDValue &Base, SDValue &Offset); [all …]
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.h | 496 void computeKnownBitsForTargetNode(const SDValue Op, KnownBits &Known, 509 bool targetShrinkDemandedConstant(SDValue Op, const APInt &DemandedBits, 528 SDValue LowerOperation(SDValue Op, SelectionDAG &DAG) const override; 532 SDValue PerformDAGCombine(SDNode *N, DAGCombinerInfo &DCI) const override; 552 SDValue ReconstructShuffle(SDValue Op, SelectionDAG &DAG) const; 578 bool isZExtFree(SDValue Val, EVT VT2) const override; 725 bool hasAndNotCompare(SDValue V) const override { in hasAndNotCompare() 730 bool hasAndNot(SDValue Y) const override { in hasAndNot() 740 SDValue X, ConstantSDNode *XC, ConstantSDNode *CC, SDValue Y, 826 bool isAllActivePredicate(SDValue N) const; [all …]
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/SystemZ/ |
| H A D | SystemZISelLowering.h | 460 void LowerAsmOperandForConstraint(SDValue Op, 462 std::vector<SDValue> &Ops, 512 SDValue LowerOperation(SDValue Op, SelectionDAG &DAG) const override; 513 void LowerOperationWrapper(SDNode *N, SmallVectorImpl<SDValue> &Results, 515 void ReplaceNodeResults(SDNode *N, SmallVectorImpl<SDValue>&Results, 520 SDValue LowerFormalArguments(SDValue Chain, CallingConv::ID CallConv, 524 SmallVectorImpl<SDValue> &InVals) const override; 525 SDValue LowerCall(CallLoweringInfo &CLI, 526 SmallVectorImpl<SDValue> &InVals) const override; 532 SDValue LowerReturn(SDValue Chain, CallingConv::ID CallConv, bool IsVarArg, [all …]
|
| H A D | SystemZSelectionDAGInfo.h | 26 SDValue EmitTargetCodeForMemcpy(SelectionDAG &DAG, const SDLoc &DL, 27 SDValue Chain, SDValue Dst, SDValue Src, 28 SDValue Size, Align Alignment, 33 SDValue EmitTargetCodeForMemset(SelectionDAG &DAG, const SDLoc &DL, 34 SDValue Chain, SDValue Dst, SDValue Byte, 35 SDValue Size, Align Alignment, 39 std::pair<SDValue, SDValue> 40 EmitTargetCodeForMemcmp(SelectionDAG &DAG, const SDLoc &DL, SDValue Chain, 41 SDValue Src1, SDValue Src2, SDValue Size, 45 std::pair<SDValue, SDValue> [all …]
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/XCore/ |
| H A D | XCoreISelLowering.h | 98 bool isZExtFree(SDValue Val, EVT VT2) const override; 107 SDValue LowerOperation(SDValue Op, SelectionDAG &DAG) const override; 112 void ReplaceNodeResults(SDNode *N, SmallVectorImpl<SDValue>&Results, 146 SDValue LowerCCCArguments(SDValue Chain, CallingConv::ID CallConv, 150 SmallVectorImpl<SDValue> &InVals) const; 151 SDValue LowerCCCCallTo(SDValue Chain, SDValue Callee, 155 const SmallVectorImpl<SDValue> &OutVals, 158 SmallVectorImpl<SDValue> &InVals) const; 159 SDValue getReturnAddressFrameIndex(SelectionDAG &DAG) const; 160 SDValue getGlobalAddressWrapper(SDValue GA, const GlobalValue *GV, [all …]
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/M68k/ |
| H A D | M68kISelLowering.h | 137 SDValue LowerOperation(SDValue Op, SelectionDAG &DAG) const override; 150 SDValue getPICJumpTableRelocBase(SDValue Table, 166 void LowerAsmOperandForConstraint(SDValue Op, std::string &Constraint, 167 std::vector<SDValue> &Ops, 178 SDValue getReturnAddressFrameIndex(SelectionDAG &DAG) const; 182 SDValue EmitTailCallLoadRetAddr(SelectionDAG &DAG, SDValue &OutRetAddr, 183 SDValue Chain, bool IsTailCall, int FPDiff, 188 SDValue EmitTailCallStoreRetAddr(SelectionDAG &DAG, MachineFunction &MF, 189 SDValue Chain, SDValue RetAddrFrIdx, 193 SDValue LowerMemArgument(SDValue Chain, CallingConv::ID CallConv, [all …]
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Lanai/ |
| H A D | LanaiISelLowering.h | 72 SDValue LowerOperation(SDValue Op, SelectionDAG &DAG) const override; 78 SDValue LowerBlockAddress(SDValue Op, SelectionDAG &DAG) const; 79 SDValue LowerBR_CC(SDValue Op, SelectionDAG &DAG) const; 80 SDValue LowerConstantPool(SDValue Op, SelectionDAG &DAG) const; 81 SDValue LowerDYNAMIC_STACKALLOC(SDValue Op, SelectionDAG &DAG) const; 82 SDValue LowerFRAMEADDR(SDValue Op, SelectionDAG &DAG) const; 83 SDValue LowerGlobalAddress(SDValue Op, SelectionDAG &DAG) const; 84 SDValue LowerJumpTable(SDValue Op, SelectionDAG &DAG) const; 85 SDValue LowerMUL(SDValue Op, SelectionDAG &DAG) const; 86 SDValue LowerRETURNADDR(SDValue Op, SelectionDAG &DAG) const; [all …]
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.h | 288 bool isZExtFree(SDValue Val, EVT VT2) const override; 318 SDValue LowerOperation(SDValue Op, SelectionDAG &DAG) const override; 319 void ReplaceNodeResults(SDNode *N, SmallVectorImpl<SDValue> &Results, 322 SDValue PerformDAGCombine(SDNode *N, DAGCombinerInfo &DCI) const override; 324 bool targetShrinkDemandedConstant(SDValue Op, const APInt &DemandedBits, 328 void computeKnownBitsForTargetNode(const SDValue Op, 333 unsigned ComputeNumSignBitsForTargetNode(SDValue Op, 349 void LowerAsmOperandForConstraint(SDValue Op, std::string &Constraint, 350 std::vector<SDValue> &Ops, 413 SDValue LowerFormalArguments(SDValue Chain, CallingConv::ID CallConv, [all …]
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.h | 386 SDValue LowerOperation(SDValue Op, SelectionDAG &DAG) const override; 390 void ReplaceNodeResults(SDNode *N, SmallVectorImpl<SDValue>&Results, 413 SDValue PerformCMOVCombine(SDNode *N, SelectionDAG &DAG) const; 414 SDValue PerformBRCONDCombine(SDNode *N, SelectionDAG &DAG) const; 415 SDValue PerformCMOVToBFICombine(SDNode *N, SelectionDAG &DAG) const; 416 SDValue PerformIntrinsicCombine(SDNode *N, DAGCombinerInfo &DCI) const; 417 SDValue PerformDAGCombine(SDNode *N, DAGCombinerInfo &DCI) const override; 419 bool SimplifyDemandedBitsForTargetNode(SDValue Op, 441 bool isZExtFree(SDValue Val, EVT VT2) const override; 448 bool isVectorLoadExtDesirable(SDValue ExtVal) const override; [all …]
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/VE/ |
| H A D | VEISelLowering.h | 72 SDValue LowerFormalArguments(SDValue Chain, CallingConv::ID CallConv, 76 SmallVectorImpl<SDValue> &InVals) const override; 78 SDValue LowerCall(TargetLowering::CallLoweringInfo &CLI, 79 SmallVectorImpl<SDValue> &InVals) const override; 85 SDValue LowerReturn(SDValue Chain, CallingConv::ID CallConv, bool isVarArg, 87 const SmallVectorImpl<SDValue> &OutVals, const SDLoc &dl, 103 SDValue LowerOperation(SDValue Op, SelectionDAG &DAG) const override; 109 SDValue getPICJumpTableRelocBase(SDValue Table, 114 SDValue lowerATOMIC_FENCE(SDValue Op, SelectionDAG &DAG) const; 115 SDValue lowerATOMIC_SWAP(SDValue Op, SelectionDAG &DAG) const; [all …]
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyISelLowering.h | 73 bool isVectorLoadExtDesirable(SDValue ExtVal) const override; 80 SDValue LowerCall(CallLoweringInfo &CLI, 81 SmallVectorImpl<SDValue> &InVals) const override; 86 SDValue LowerReturn(SDValue Chain, CallingConv::ID CallConv, bool isVarArg, 88 const SmallVectorImpl<SDValue> &OutVals, const SDLoc &dl, 90 SDValue LowerFormalArguments(SDValue Chain, CallingConv::ID CallConv, 94 SmallVectorImpl<SDValue> &InVals) const override; 96 void ReplaceNodeResults(SDNode *N, SmallVectorImpl<SDValue> &Results, 104 SDValue LowerOperation(SDValue Op, SelectionDAG &DAG) const override; 105 SDValue LowerFrameIndex(SDValue Op, SelectionDAG &DAG) const; [all …]
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Sparc/ |
| H A D | SparcISelLowering.h | 57 SDValue LowerOperation(SDValue Op, SelectionDAG &DAG) const override; 64 void computeKnownBitsForTargetNode(const SDValue Op, 80 void LowerAsmOperandForConstraint(SDValue Op, 82 std::vector<SDValue> &Ops, 119 SDValue 120 LowerFormalArguments(SDValue Chain, CallingConv::ID CallConv, bool isVarArg, 123 SmallVectorImpl<SDValue> &InVals) const override; 124 SDValue LowerFormalArguments_32(SDValue Chain, CallingConv::ID CallConv, 128 SmallVectorImpl<SDValue> &InVals) const; 129 SDValue LowerFormalArguments_64(SDValue Chain, CallingConv::ID CallConv, [all …]
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.h | 873 bool isZeroNode(SDValue Elt); 889 bool isConstantSplat(SDValue Op, APInt &SplatVal, 916 SDValue getPICJumpTableRelocBase(SDValue Table, 948 SDValue LowerOperation(SDValue Op, SelectionDAG &DAG) const override; 953 void ReplaceNodeResults(SDNode *N, SmallVectorImpl<SDValue>&Results, 956 SDValue PerformDAGCombine(SDNode *N, DAGCombinerInfo &DCI) const override; 968 bool IsDesirableToPromoteOp(SDValue Op, EVT &PVT) const override; 973 SDValue getNegatedExpression(SDValue Op, SelectionDAG &DAG, 1022 bool hasAndNotCompare(SDValue Y) const override; 1024 bool hasAndNot(SDValue Y) const override; [all …]
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/MSP430/ |
| H A D | MSP430ISelLowering.h | 87 SDValue LowerOperation(SDValue Op, SelectionDAG &DAG) const override; 93 SDValue LowerShifts(SDValue Op, SelectionDAG &DAG) const; 94 SDValue LowerGlobalAddress(SDValue Op, SelectionDAG &DAG) const; 95 SDValue LowerBlockAddress(SDValue Op, SelectionDAG &DAG) const; 96 SDValue LowerExternalSymbol(SDValue Op, SelectionDAG &DAG) const; 97 SDValue LowerBR_CC(SDValue Op, SelectionDAG &DAG) const; 98 SDValue LowerSETCC(SDValue Op, SelectionDAG &DAG) const; 99 SDValue LowerSELECT_CC(SDValue Op, SelectionDAG &DAG) const; 100 SDValue LowerSIGN_EXTEND(SDValue Op, SelectionDAG &DAG) const; 101 SDValue LowerRETURNADDR(SDValue Op, SelectionDAG &DAG) const; [all …]
|