Home
last modified time | relevance | path

Searched refs:RegClasses (Results 1 – 4 of 4) sorted by relevance

/netbsd-src/external/apache2/llvm/dist/llvm/utils/TableGen/
H A DCodeGenRegisters.cpp940 auto &RegClasses = RegBank.getRegClasses(); in computeSubClasses() local
943 for (auto I = RegClasses.rbegin(), E = RegClasses.rend(); I != E; ++I) { in computeSubClasses()
945 RC.SubClasses.resize(RegClasses.size()); in computeSubClasses()
951 for (auto I2 = I.base(), E2 = RegClasses.end(); I2 != E2; ++I2) { in computeSubClasses()
968 for (auto &RC : RegClasses) { in computeSubClasses()
970 auto I = RegClasses.begin(); in computeSubClasses()
984 for (auto &RC : RegClasses) in computeSubClasses()
1003 auto &RegClasses = RegBank.getRegClasses(); in getMatchingSubClassWithSubRegs() local
1012 for (auto &RC : RegClasses) in getMatchingSubClassWithSubRegs()
1022 for (auto &RC: RegClasses) { in getMatchingSubClassWithSubRegs()
[all …]
H A DCodeGenRegisters.h556 std::list<CodeGenRegisterClass> RegClasses; variable
594 inferMatchingSuperRegClass(RC, RegClasses.begin()); in inferMatchingSuperRegClass()
715 std::list<CodeGenRegisterClass> &getRegClasses() { return RegClasses; } in getRegClasses()
718 return RegClasses; in getRegClasses()
H A DCodeGenTarget.cpp282 auto &RegClasses = RegBank->getRegClasses(); in getRegNamespace() local
283 return RegClasses.size() > 0 ? RegClasses.front().Namespace : ""; in getRegNamespace()
347 auto &RegClasses = RegBank.getRegClasses(); in getSuperRegForSubReg() local
351 for (CodeGenRegisterClass &RC : RegClasses) { in getSuperRegForSubReg()
/netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/Target/
H A DTargetSchedule.td479 // a list of register classes (see field `RegClasses`). An empty list of
483 // A register R can be renamed if its register class appears in the `RegClasses`
488 // However, V is only renamed if its register class is part of `RegClasses`.
499 // register class that is in `RegClasses`.
541 list<RegisterClass> RegClasses = Classes;