| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/Disassembler/ |
| H A D | AMDGPUDisassembler.h | 52 const char* getRegClassName(unsigned RegClassID) const;
55 MCOperand createRegOperand(unsigned RegClassID, unsigned Val) const;
|
| H A D | AMDGPUDisassembler.cpp | 818 const char* AMDGPUDisassembler::getRegClassName(unsigned RegClassID) const { in getRegClassName()
820 getRegClassName(&AMDGPUMCRegisterClasses[RegClassID]); in getRegClassName()
839 MCOperand AMDGPUDisassembler::createRegOperand(unsigned RegClassID, in createRegOperand() argument
841 const auto& RegCl = AMDGPUMCRegisterClasses[RegClassID]; in createRegOperand()
843 return errOperand(Val, Twine(getRegClassName(RegClassID)) + in createRegOperand()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/AsmParser/ |
| H A D | X86AsmParser.cpp | 1085 unsigned GetSIDIForRegClass(unsigned RegClassID, unsigned Reg, bool IsSIReg);
1143 bool parseSEHRegisterNumber(unsigned RegClassID, unsigned &RegNo);
1611 unsigned X86AsmParser::GetSIDIForRegClass(unsigned RegClassID, unsigned Reg, in GetSIDIForRegClass() argument
1613 switch (RegClassID) { in GetSIDIForRegClass()
1647 int RegClassID = -1; in VerifyAndAdjustOperands() local
1668 if (RegClassID != -1 && in VerifyAndAdjustOperands()
1669 !X86MCRegisterClasses[RegClassID].contains(OrigReg)) { in VerifyAndAdjustOperands()
1675 RegClassID = X86::GR64RegClassID; in VerifyAndAdjustOperands()
1677 RegClassID = X86::GR32RegClassID; in VerifyAndAdjustOperands()
1679 RegClassID = X86::GR16RegClassID; in VerifyAndAdjustOperands()
[all …]
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUISelDAGToDAG.cpp | 137 void SelectBuildVector(SDNode *N, unsigned RegClassID);
647 void AMDGPUDAGToDAGISel::SelectBuildVector(SDNode *N, unsigned RegClassID) { in SelectBuildVector() argument
652 SDValue RegClass = CurDAG->getTargetConstant(RegClassID, DL, MVT::i32); in SelectBuildVector()
669 RegSeqArgs[0] = CurDAG->getTargetConstant(RegClassID, DL, MVT::i32); in SelectBuildVector()
774 unsigned RegClassID = in Select() local
776 SelectBuildVector(N, RegClassID); in Select()
3081 unsigned RegClassID; in Select() local
3087 case 2: RegClassID = R600::R600_Reg64RegClassID; break; in Select()
3090 RegClassID = R600::R600_Reg128VerticalRegClassID; in Select()
3092 RegClassID = R600::R600_Reg128RegClassID; in Select()
[all …]
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/ |
| H A D | AArch64A57FPLoadBalancing.cpp | 518 unsigned RegClassID = ChainBegin->getDesc().OpInfo[0].RegClass; in scavengeRegister() local
519 auto Ord = RCI.getOrder(TRI->getRegClass(RegClassID)); in scavengeRegister()
|
| H A D | AArch64RegisterInfo.td | 647 let PredicateMethod = "isGPR64<AArch64::" # RC # "RegClassID>";
875 # Width # ", " # "AArch64::" # RegClass # "RegClassID>";
927 # RegClassSuffix # "RegClassID>";
966 let PredicateMethod = "isFPRasZPR<AArch64::FPR" # Width # "RegClassID>";
1143 let PredicateMethod = "isGPR64WithShiftExtend<AArch64::"#RegClass#"RegClassID, " # Scale # ">";
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/RISCV/AsmParser/ |
| H A D | RISCVAsmParser.cpp | 906 unsigned RegClassID; in convertVRToVRMx() local
908 RegClassID = RISCV::VRM2RegClassID; in convertVRToVRMx()
910 RegClassID = RISCV::VRM4RegClassID; in convertVRToVRMx()
912 RegClassID = RISCV::VRM8RegClassID; in convertVRToVRMx()
916 &RISCVMCRegisterClasses[RegClassID]); in convertVRToVRMx()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelDAGToDAG.cpp | 68 unsigned RegClassID, unsigned SubReg0) { in createTupleImpl() argument
74 Ops.push_back(CurDAG.getTargetConstant(RegClassID, DL, MVT::i32)); in createTupleImpl()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/Disassembler/ |
| H A D | AArch64Disassembler.cpp | 1853 unsigned RegClassID, in DecodeGPRSeqPairsClassRegisterClass() argument
1861 unsigned Reg = AArch64MCRegisterClasses[RegClassID].getRegister(RegNo / 2); in DecodeGPRSeqPairsClassRegisterClass()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/AsmParser/ |
| H A D | AArch64AsmParser.cpp | 1203 template <unsigned RegClassID> bool isGPR64() const { in isGPR64()
1205 AArch64MCRegisterClasses[RegClassID].contains(getReg()); in isGPR64()
1208 template <unsigned RegClassID, int ExtWidth>
1213 if (isGPR64<RegClassID>() && getShiftExtendType() == AArch64_AM::LSL && in isGPR64WithShiftExtend()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/ARM/AsmParser/ |
| H A D | ARMAsmParser.cpp | 1843 template<unsigned Bits, unsigned RegClassID>
1846 !ARMMCRegisterClasses[RegClassID].contains(Memory.BaseRegNum)) in isMemImm7ShiftedOffset()
|