Home
last modified time | relevance | path

Searched refs:RDI (Results 1 – 25 of 50) sorted by relevance

12

/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/
H A DX86SelectionDAGInfo.cpp57 const MCPhysReg ClobberSet[] = {X86::RCX, X86::RAX, X86::RDI, in EmitTargetCodeForMemset()
158 Chain = DAG.getCopyToReg(Chain, dl, Use64BitRegs ? X86::RDI : X86::EDI, in EmitTargetCodeForMemset()
190 const unsigned DI = Use64BitRegs ? X86::RDI : X86::EDI; in emitRepmovs()
301 const MCPhysReg ClobberSet[] = {X86::RCX, X86::RSI, X86::RDI, in EmitTargetCodeForMemcpy()
H A DX86CallingConv.td64 let GPR_64 = [RAX, RCX, RDX, RDI, RSI, R8, R9, R10, R11, R12, R14, R15];
71 let GPR_64 = [RAX, RCX, RDX, RDI, RSI, R8, R9, R12, R13, R14, R15];
427 CCIfType<[i64], CCAssignToReg<[RBX, RBP, RDI, RSI, RDX, RCX, R8, R9,
536 CCIfType<[i64], CCAssignToReg<[RDI, RSI, RDX, RCX, R8 , R9 ]>>,
598 RDI, RSI, RDX, RCX, R8, R9,
694 CCAssignToReg<[R13, RBP, R12, RBX, R14, RSI, RDI, R8, R9, R15]>>,
1005 CCIfType<[i64], CCIfSubtarget<"is64Bit()", CCAssignToReg<[RDI, RSI, RDX, RCX]>>>,
1099 def CSR_Win64_NoSSE : CalleeSavedRegs<(add RBX, RBP, RDI, RSI, R12, R13, R14, R15)>;
1120 def CSR_64_RT_MostRegs : CalleeSavedRegs<(add CSR_64, RAX, RCX, RDX, RSI, RDI,
1129 def CSR_64_MostRegs : CalleeSavedRegs<(add RBX, RCX, RDX, RSI, RDI, R8, R9, R10,
[all …]
H A DX86InstrSystem.td584 let Defs = [RAX, RDI], Uses = [RDX, RDI], SchedRW = [WriteSystem] in
590 let Defs = [RSI, RDI], Uses = [RBX, RDX, RSI, RDI] in {
598 let Defs = [RAX, RSI, RDI], Uses = [RAX, RSI, RDI] in {
H A DX86RegisterInfo.td174 def RDI : X86Reg<"rdi", 7, [EDI]>, DwarfRegNum<[5, -2, -2]>;
436 (add RAX, RCX, RDX, RSI, RDI, R8, R9, R10, R11,
462 def GR64_TC : RegisterClass<"X86", [i64], 64, (add RAX, RCX, RDX, RSI, RDI,
484 (add RAX, RCX, RDX, RSI, RDI, RBX, RBP, RSP, RIP)>;
H A DX86InstrCompiler.td373 let Defs = [RCX,RDI,RSI], Uses = [RCX,RDI,RSI], isCodeGenOnly = 1 in {
409 let Uses = [RAX,RCX,RDI] in
416 let Defs = [RCX,RDI], isCodeGenOnly = 1 in {
417 let Uses = [AL,RCX,RDI] in
422 let Uses = [AX,RCX,RDI] in
427 let Uses = [RAX,RCX,RDI] in
433 let Uses = [RAX,RCX,RDI] in
469 let Defs = [RAX, RCX, RDX, RSI, RDI, R8, R9, R10, R11,
508 // %rdi. The lowering will do the right thing with RDI.
H A DX86InstrMMX.td558 let Uses = [RDI], Predicates = [HasMMX, HasSSE1,In64BitMode] in
561 [(int_x86_mmx_maskmovq VR64:$src, VR64:$mask, RDI)]>;
H A DX86MCInstLower.cpp1020 .addReg(X86::RDI) in LowerTlsAddr()
1490 const Register DestRegs[] = {X86::RDI, X86::RSI}; in LowerPATCHABLE_EVENT_CALL()
1587 const Register DestRegs[] = {X86::RDI, X86::RSI, X86::RDX}; in LowerPATCHABLE_TYPED_EVENT_CALL()
H A DX86ExpandPseudo.cpp232 .addReg(X86::RDI, RegState::Define) in expandCALL_RVMARKER()
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/MCTargetDesc/
H A DX86MCTargetDesc.cpp159 {codeview::RegisterId::RDI, X86::RDI}, in initLLVMToSEHAndCVRegMapping()
621 case X86::DIL: case X86::DI: case X86::EDI: case X86::RDI: in getX86SubSuperRegisterOrZero()
649 case X86::DIL: case X86::DI: case X86::EDI: case X86::RDI: in getX86SubSuperRegisterOrZero()
686 case X86::DIL: case X86::DI: case X86::EDI: case X86::RDI: in getX86SubSuperRegisterOrZero()
722 case X86::DIL: case X86::DI: case X86::EDI: case X86::RDI: in getX86SubSuperRegisterOrZero()
758 case X86::DIL: case X86::DI: case X86::EDI: case X86::RDI: in getX86SubSuperRegisterOrZero()
759 return X86::RDI; in getX86SubSuperRegisterOrZero()
/netbsd-src/external/bsd/pcc/dist/pcc/arch/amd64/
H A Dorder.c283 { NEVER, RDI }, in nspecial()
292 { NEVER, RDI }, in nspecial()
H A Dmacdefs.h163 #define RDI 005 macro
H A Dlocal2.c1064 case 'D': reg = RDI; break; in myxasm()
1213 { "rdi", RDI },
H A Dcode.c47 static const int argregsi[] = { RDI, RSI, RDX, RCX, R08, R09 };
/netbsd-src/external/gpl3/gcc/dist/libphobos/libdruntime/core/internal/
H A Datomic.d119 lock; cmpxchg16b [RDI]; in version()
219 mov RBX, RDI; in version() local
221 mov RDI, RDX; in version() local
224 L1: lock; cmpxchg16b [RDI]; in version()
461 mov RBX, RDI; in version() local
582 mov RBX, RDI; in version() local
/netbsd-src/sys/arch/amd64/include/
H A Dframe_regs.h32 greg(rdi, RDI, 0) /* tf_rdi */ \
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/Disassembler/
H A DX86DisassemblerDecoder.h177 ENTRY(RDI) \
195 ENTRY(RDI) \
/netbsd-src/external/apache2/llvm/dist/llvm/docs/CommandGuide/
H A Dllvm-exegesis.rst104 will be set by the tool) and the memory buffer passed in RDI (live in).
108 # LLVM-EXEGESIS-LIVEIN RDI
/netbsd-src/external/gpl3/gcc/dist/libphobos/libdruntime/core/thread/
H A Dfiber.d303 push RDI; in fiber_switchContext() local
345 pop RDI; in fiber_switchContext() local
405 mov [RDI], RSP; in fiber_switchContext()
/netbsd-src/external/bsd/file/dist/magic/magdir/
H A Dgeo12 0 beshort 0x7f7f RDI Acoustic Doppler Current Profiler (ADCP)
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/AsmParser/
H A DX86Operand.h403 (getMemBaseReg() == X86::RDI || getMemBaseReg() == X86::EDI || in isDstIdx()
H A DX86AsmParser.cpp1590 unsigned Basereg = is64BitMode() ? X86::RDI : (Parse32 ? X86::EDI : X86::DI); in DefaultMemDIOperand()
1604 case X86::RDI: in IsSIReg()
1616 return IsSIReg ? X86::RSI : X86::RDI; in GetSIDIForRegClass()
/netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/DebugInfo/CodeView/
H A DCodeViewRegisters.def225 CV_REGISTER(RDI, 333)
/netbsd-src/external/gpl3/gcc/dist/libphobos/libdruntime/core/
H A Dbitop.d901 asm pure nothrow @nogc { mov RAX, RDI; } in version() local
/netbsd-src/external/apache2/llvm/dist/llvm/tools/llvm-exegesis/lib/X86/
H A DTarget.cpp798 return TT.isOSWindows() ? X86::RCX : X86::RDI; in getScratchMemoryRegister()
/netbsd-src/external/apache2/llvm/dist/llvm/docs/TableGen/
H A Dindex.rst71 R15B, R15D, R15W, R8, R8B, R8D, R8W, R9, R9B, R9D, R9W, RAX, RBP, RBX, RCX, RDI,

12