| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUISelLowering.h | 405 RCP, enumerator
|
| H A D | AMDGPUCodeGenPrepare.cpp | 907 Value *RCP = Builder.CreateCall(RcpDecl, { FB }); in expandDivRem24Impl() local 908 Value *FQM = Builder.CreateFMul(FA, RCP); in expandDivRem24Impl()
|
| H A D | AMDGPUISelLowering.cpp | 600 case AMDGPUISD::RCP: in fnegFoldsIntoOp() 1709 fa, DAG.getNode(AMDGPUISD::RCP, DL, FltVT, fb)); in LowerDIVREM24() 1819 SDValue Rcp = DAG.getNode(AMDGPUISD::RCP, DL, MVT::f32, Mad1); in LowerUDIVREM64() 3801 case AMDGPUISD::RCP: in performFNegCombine() 4084 case AMDGPUISD::RCP: in PerformDAGCombine() 4251 NODE_NAME_CASE(RCP) in getTargetNodeName() 4388 return DAG.getNode(AMDGPUISD::RCP, SDLoc(Operand), VT, Operand); in getRecipEstimate() 4643 case AMDGPUISD::RCP: in isKnownNeverNaNForTargetNode()
|
| H A D | AMDGPULegalizerInfo.cpp | 3100 auto RCP = B.buildIntrinsic(Intrinsic::amdgcn_rcp, {ResTy}, false) in legalizeFastUnsafeFDIV() local 3103 B.buildFMul(Res, LHS, RCP, Flags); in legalizeFastUnsafeFDIV() 3164 auto RCP = B.buildIntrinsic(Intrinsic::amdgcn_rcp, {S32}, false) in legalizeFDIV16() local 3168 auto QUOT = B.buildFMul(S32, LHSExt, RCP, Flags); in legalizeFDIV16() 3384 auto RCP = B.buildIntrinsic(Intrinsic::amdgcn_rcp, {S32}, false) in legalizeFDIVFastIntrin() local 3388 auto Mul1 = B.buildFMul(S32, LHS, RCP, Flags); in legalizeFDIVFastIntrin()
|
| H A D | AMDGPUInstrInfo.td | 115 def AMDGPUrcp_impl : SDNode<"AMDGPUISD::RCP", SDTFPUnaryOp>;
|
| H A D | SIISelLowering.cpp | 6440 return DAG.getNode(AMDGPUISD::RCP, DL, VT, Op.getOperand(1)); in LowerINTRINSIC_WO_CHAIN() 8256 return DAG.getNode(AMDGPUISD::RCP, SL, VT, RHS); in lowerFastUnsafeFDIV() 8263 return DAG.getNode(AMDGPUISD::RCP, SL, VT, FNegRHS); in lowerFastUnsafeFDIV() 8269 SDValue Recip = DAG.getNode(AMDGPUISD::RCP, SL, VT, RHS); in lowerFastUnsafeFDIV() 8289 SDValue R = DAG.getNode(AMDGPUISD::RCP, SL, VT, Y); in lowerFastUnsafeFDIV64() 8355 SDValue RcpSrc1 = DAG.getNode(AMDGPUISD::RCP, SL, MVT::f32, CvtSrc1); in LowerFDIV16() 8391 SDValue r0 = DAG.getNode(AMDGPUISD::RCP, SL, MVT::f32, r1); in lowerFDIV_FAST() 8436 SDValue ApproxRcp = DAG.getNode(AMDGPUISD::RCP, SL, MVT::f32, in LowerFDIV32() 8543 SDValue Rcp = DAG.getNode(AMDGPUISD::RCP, SL, MVT::f64, DivScale0); in LowerFDIV64() 9390 case AMDGPUISD::RCP: in fp16SrcZerosHighBits() [all …]
|
| /netbsd-src/external/gpl3/binutils.old/dist/gas/config/ |
| H A D | tc-arm.c | 24592 TCE("cdp", e000000, ee000000, 6, (RCP, I15b, RCN, RCN, RCN, oI7b), cdp, cdp), 24593 TCE("ldc", c100000, ec100000, 3, (RCP, RCN, ADDRGLDC), lstc, lstc), 24594 TC3("ldcl", c500000, ec500000, 3, (RCP, RCN, ADDRGLDC), lstc, lstc), 24595 TCE("stc", c000000, ec000000, 3, (RCP, RCN, ADDRGLDC), lstc, lstc), 24596 TC3("stcl", c400000, ec400000, 3, (RCP, RCN, ADDRGLDC), lstc, lstc), 24597 TCE("mcr", e000010, ee000010, 6, (RCP, I7b, RR, RCN, RCN, oI7b), co_reg, co_reg), 24598 TCE("mrc", e100010, ee100010, 6, (RCP, I7b, APSR_RR, RCN, RCN, oI7b), co_reg, co_reg), 24662 TUF("ldc2", c100000, fc100000, 3, (RCP, RCN, ADDRGLDC), lstc, lstc), 24663 TUF("ldc2l", c500000, fc500000, 3, (RCP, RCN, ADDRGLDC), lstc, lstc), 24664 TUF("stc2", c000000, fc000000, 3, (RCP, RCN, ADDRGLDC), lstc, lstc), [all …]
|
| /netbsd-src/external/gpl3/binutils/dist/gas/config/ |
| H A D | tc-arm.c | 24625 TCE("cdp", e000000, ee000000, 6, (RCP, I15b, RCN, RCN, RCN, oI7b), cdp, cdp), 24626 TCE("ldc", c100000, ec100000, 3, (RCP, RCN, ADDRGLDC), lstc, lstc), 24627 TC3("ldcl", c500000, ec500000, 3, (RCP, RCN, ADDRGLDC), lstc, lstc), 24628 TCE("stc", c000000, ec000000, 3, (RCP, RCN, ADDRGLDC), lstc, lstc), 24629 TC3("stcl", c400000, ec400000, 3, (RCP, RCN, ADDRGLDC), lstc, lstc), 24630 TCE("mcr", e000010, ee000010, 6, (RCP, I7b, RR, RCN, RCN, oI7b), co_reg, co_reg), 24631 TCE("mrc", e100010, ee100010, 6, (RCP, I7b, APSR_RR, RCN, RCN, oI7b), co_reg, co_reg), 24695 TUF("ldc2", c100000, fc100000, 3, (RCP, RCN, ADDRGLDC), lstc, lstc), 24696 TUF("ldc2l", c500000, fc500000, 3, (RCP, RCN, ADDRGLDC), lstc, lstc), 24697 TUF("stc2", c000000, fc000000, 3, (RCP, RCN, ADDRGLDC), lstc, lstc), [all …]
|
| /netbsd-src/share/man/tools/ |
| H A D | sp.ignore | 701 RCP
|
| H A D | newsp.errs | 171 RCP
|
| /netbsd-src/sys/dev/mca/ |
| H A D | mcadevs | 281 product 0x7064 "AW RCP Adapter" [6]
|
| /netbsd-src/external/bsd/openldap/dist/doc/drafts/ |
| H A D | draft-lachman-laser-ldap-mail-routing-xx.txt | 558 Notifications", RCP 1891, January 1996.
|
| /netbsd-src/external/mpl/bind/dist/bin/tests/system/cacheclean/ |
| H A D | dig.batch | 177 ICHU.RCP.NET.PE. IN A
|
| H A D | knowngood.dig.out | 179 ICHU.RCP.NET.PE. 604800 IN A 161.132.5.14
|
| /netbsd-src/external/mpl/bind/dist/bin/tests/system/cacheclean/ns1/ |
| H A D | example.db | 1007 $ORIGIN RCP.NET.PE.
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/ |
| H A D | X86InstrSSE.td | 3015 defm RCP : sse1_fp_unop_s<0x53, "rcp", X86frcp, SchedWriteFRcp, HasAVX>,
|
| /netbsd-src/external/gpl3/gcc/dist/gcc/ |
| H A D | ChangeLog-1999 | 14607 Thu May 13 01:49:55 1999 Graham Stott <GrahamS@RCP.co.uk>
|
| H A D | ChangeLog-2018 | 18541 (define_c_enum unspec): Add LOOP, RCP and RSQRT constants.
|