| /netbsd-src/external/gpl3/gcc.old/dist/gcc/config/aarch64/ |
| H A D | aarch64-sve.md | 893 ;; Predicated structure moves. This works for both endiannesses but in 1242 ;; Predicated LD1. 1266 ;; Predicated LD[234]. 1289 ;; Predicated load and extend, with 8 elements per 128-bit block. 1352 ;; Predicated first-faulting or non-faulting load and extend. 1382 ;; Predicated contiguous non-temporal load. 1418 ;; Predicated gather loads for 32-bit elements. Operand 3 is true for 1440 ;; Predicated gather loads for 64-bit elements. The value of operand 3 1544 ;; Predicated extending gather loads for 32-bit elements. Operand 3 is 1574 ;; Predicated extending gather loads for 64-bit elements. The value of [all …]
|
| H A D | aarch64-sve2.md | 347 ;; Predicated binary arithmetic with merging. 367 ;; Predicated binary arithmetic, merging with the first input. 392 ;; Predicated binary arithmetic, merging with the second input. 417 ;; Predicated binary operations, merging with an independent value. 458 ;; Predicated binary operations with no reverse form, merging with zero. 527 ;; Predicated left shifts. 547 ;; Predicated left shifts with merging. 567 ;; Predicated left shifts, merging with the first input. 594 ;; Predicated left shifts, merging with the second input. 619 ;; Predicated left shifts, merging with an independent value. [all …]
|
| /netbsd-src/external/gpl3/gcc/dist/gcc/config/aarch64/ |
| H A D | aarch64-sve.md | 893 ;; Predicated structure moves. This works for both endiannesses but in 1242 ;; Predicated LD1. 1266 ;; Predicated LD[234]. 1289 ;; Predicated load and extend, with 8 elements per 128-bit block. 1352 ;; Predicated first-faulting or non-faulting load and extend. 1382 ;; Predicated contiguous non-temporal load. 1418 ;; Predicated gather loads for 32-bit elements. Operand 3 is true for 1440 ;; Predicated gather loads for 64-bit elements. The value of operand 3 1544 ;; Predicated extending gather loads for 32-bit elements. Operand 3 is 1574 ;; Predicated extending gather loads for 64-bit elements. The value of [all …]
|
| H A D | aarch64-sve2.md | 347 ;; Predicated binary arithmetic with merging. 367 ;; Predicated binary arithmetic, merging with the first input. 392 ;; Predicated binary arithmetic, merging with the second input. 417 ;; Predicated binary operations, merging with an independent value. 458 ;; Predicated binary operations with no reverse form, merging with zero. 527 ;; Predicated left shifts. 547 ;; Predicated left shifts with merging. 567 ;; Predicated left shifts, merging with the first input. 594 ;; Predicated left shifts, merging with the second input. 619 ;; Predicated left shifts, merging with an independent value. [all …]
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/VE/ |
| H A D | VVPInstrInfo.td | 9 // This file defines the VE Vector Predicated SDNodes (VVP SDNodes). VVP
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/ARM/ |
| H A D | ARMLowOverheadLoops.cpp | 928 SmallPtrSet<MachineInstr *, 4> Predicated; in ValidateLiveOuts() local 943 Predicated.insert(&MI); in ValidateLiveOuts() 955 SmallPtrSetImpl<MachineInstr *> &Predicated) { in ValidateLiveOuts() argument 959 if (Use != MI && !Predicated.count(Use)) in ValidateLiveOuts() 976 if (!HasPredicatedUsers(MI, MO, Predicated)) { in ValidateLiveOuts() 985 Predicated.insert(MI); in ValidateLiveOuts()
|
| H A D | ARMISelDAGToDAG.cpp | 236 void SelectMVE_WB(SDNode *N, const uint16_t *Opcodes, bool Predicated); 244 uint16_t OpcodeWithNoCarry, bool Add, bool Predicated); 248 void SelectMVE_VSHLC(SDNode *N, bool Predicated); 258 void SelectBaseMVE_VMLLDAV(SDNode *N, bool Predicated, 264 void SelectMVE_VMLLDAV(SDNode *N, bool Predicated, const uint16_t *OpcodesS, 268 void SelectMVE_VRMLLDAVH(SDNode *N, bool Predicated, const uint16_t *OpcodesS, 282 bool Wrapping, bool Predicated); 2531 bool Predicated) { in SelectMVE_WB() argument 2552 if (Predicated) in SelectMVE_WB() 2607 bool Add, bool Predicated) { in SelectMVE_VADCSBC() argument [all …]
|
| H A D | ARMInstrMVE.td | 328 // Predicated with select 348 // Predicated with intrinsic 364 // Predicated with select 384 // Predicated with intrinsic 1199 // Predicated 1364 // Predicated 2145 // Predicated absolute difference 2208 // Predicated add-with-divide-by-two 2297 // Predicated add-and-divide-by-two 2337 // Predicated subtract-and-divide-by-two [all …]
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Hexagon/MCTargetDesc/ |
| H A D | HexagonMCChecker.h | 86 HexagonMCInstrInfo::PredicateInfo Predicated);
|
| /netbsd-src/external/apache2/llvm/dist/llvm/docs/Proposals/ |
| H A D | VectorPredication.rst | 69 5. Predicated IR Instructions
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Hexagon/ |
| H A D | HexagonInstrFormats.td | 85 // Predicated instructions. 295 // Predicated instructions.
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/AsmParser/ |
| H A D | AArch64AsmParser.cpp | 99 Prefix.Predicated = true; in CreateFromInst() 111 Prefix.Predicated = true; in CreateFromInst() 125 PrefixInfo() : Active(false), Predicated(false) {} in PrefixInfo() 127 bool isPredicated() const { return Predicated; } in isPredicated() 129 assert(Predicated); in getElementSize() 134 assert(Predicated); in getPgReg() 140 bool Predicated; member in __anon65f0dadd0111::AArch64AsmParser::PrefixInfo
|
| /netbsd-src/external/apache2/llvm/dist/clang/include/clang/Basic/ |
| H A D | arm_mve.td | 308 // Predicated form without writeback 436 // Predicated intrinsics 471 // Predicated intrinsics - Int types only 529 // Predicated intrinsics - Float types only
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/ |
| H A D | SVEInstrFormats.td | 1636 // SVE Floating Point Arithmetic - Predicated Group 2498 // SVE Integer Arithmetic - Binary Predicated Group 3145 // SVE2 Integer - Predicated Group 3831 // SVE Integer Arithmetic - Unary Predicated Group 4219 // SVE Integer Wide Immediate - Predicated Group 4981 // SVE Bitwise Shift - Predicated Group 5896 // SVE Permute Vector - Predicated Group 8091 // Predicated pseudo floating point two operand instructions. 8105 // Predicated pseudo integer two operand instructions. 8127 // Predicated pseudo integer two operand instructions. Second operand is an
|
| H A D | AArch64SVEInstrInfo.td | 177 // Predicated operations with the result of inactive lanes being unspecified. 207 // Predicated operations with the result of inactive lanes provided by the last operand. 1392 // Predicated shifts
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/ |
| H A D | X86InstrFormats.td | 463 // FpI_ - Floating Point Pseudo Instruction template. Not Predicated.
|
| /netbsd-src/external/apache2/llvm/dist/llvm/docs/ |
| H A D | LangRef.rst | 17517 Predicated integer addition of two vectors of integers. 17564 Predicated integer subtraction of two vectors of integers. 17613 Predicated integer multiplication of two vectors of integers. 17660 Predicated, signed division of two vectors of integers. 17708 Predicated, unsigned division of two vectors of integers. 17754 Predicated computations of the signed remainder of two integer vectors. 17803 Predicated computation of the unsigned remainder of two integer vectors.
|
| /netbsd-src/external/gpl3/gcc.old/dist/gcc/config/arm/ |
| H A D | arm.md | 121 ; Predicated means that the insn form is conditionally executed based on a
|
| /netbsd-src/external/gpl3/gcc/dist/gcc/config/arm/ |
| H A D | arm.md | 121 ; Predicated means that the insn form is conditionally executed based on a
|
| /netbsd-src/external/gpl3/gcc/dist/gcc/ |
| H A D | ChangeLog-1998 | 1815 (use_sfunc_addr+1, udivsi3): Predicated on ! TARGET_SH4.
|