Searched refs:PLL2 (Results 1 – 3 of 3) sorted by relevance
129 #define PLL2 118 macro
186 #define PLL2 177 macro
196 * that is parent of TIMCLK, PLL1 and PLL2241 /* PLL2 is usually 864 MHz and divided into a few fixed rates */