| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/ARM/MCTargetDesc/ |
| H A D | ARMInstPrinter.h | 47 void printOperand(const MCInst *MI, uint64_t /*Address*/, unsigned OpNum, in printOperand() argument 49 printOperand(MI, OpNum, STI, O); in printOperand() 52 void printSORegRegOperand(const MCInst *MI, unsigned OpNum, 54 void printSORegImmOperand(const MCInst *MI, unsigned OpNum, 57 void printAddrModeTBB(const MCInst *MI, unsigned OpNum, 59 void printAddrModeTBH(const MCInst *MI, unsigned OpNum, 61 void printAddrMode2Operand(const MCInst *MI, unsigned OpNum, 63 void printAM2PostIndexOp(const MCInst *MI, unsigned OpNum, 65 void printAM2PreOrOffsetIndexOp(const MCInst *MI, unsigned OpNum, 67 void printAddrMode2OffsetOperand(const MCInst *MI, unsigned OpNum, [all …]
|
| H A D | ARMInstPrinter.cpp | 351 void ARMInstPrinter::printThumbLdrLabelOperand(const MCInst *MI, unsigned OpNum, in printThumbLdrLabelOperand() argument 354 const MCOperand &MO1 = MI->getOperand(OpNum); in printThumbLdrLabelOperand() 381 void ARMInstPrinter::printSORegRegOperand(const MCInst *MI, unsigned OpNum, in printSORegRegOperand() argument 384 const MCOperand &MO1 = MI->getOperand(OpNum); in printSORegRegOperand() 385 const MCOperand &MO2 = MI->getOperand(OpNum + 1); in printSORegRegOperand() 386 const MCOperand &MO3 = MI->getOperand(OpNum + 2); in printSORegRegOperand() 401 void ARMInstPrinter::printSORegImmOperand(const MCInst *MI, unsigned OpNum, in printSORegImmOperand() argument 404 const MCOperand &MO1 = MI->getOperand(OpNum); in printSORegImmOperand() 405 const MCOperand &MO2 = MI->getOperand(OpNum + 1); in printSORegImmOperand() 491 unsigned OpNum, in printAddrMode2OffsetOperand() argument [all …]
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/VE/MCTargetDesc/ |
| H A D | VEInstPrinter.cpp | 55 void VEInstPrinter::printOperand(const MCInst *MI, int OpNum, in printOperand() argument 57 const MCOperand &MO = MI->getOperand(OpNum); in printOperand() 78 void VEInstPrinter::printMemASXOperand(const MCInst *MI, int OpNum, in printMemASXOperand() argument 83 printOperand(MI, OpNum, STI, O); in printMemASXOperand() 85 printOperand(MI, OpNum + 1, STI, O); in printMemASXOperand() 89 if (MI->getOperand(OpNum + 2).isImm() && in printMemASXOperand() 90 MI->getOperand(OpNum + 2).getImm() == 0) { in printMemASXOperand() 93 printOperand(MI, OpNum + 2, STI, O); in printMemASXOperand() 95 if (MI->getOperand(OpNum + 1).isImm() && in printMemASXOperand() 96 MI->getOperand(OpNum + 1).getImm() == 0 && in printMemASXOperand() [all …]
|
| H A D | VEInstPrinter.h | 40 void printOperand(const MCInst *MI, int OpNum, const MCSubtargetInfo &STI, 42 void printMemASXOperand(const MCInst *MI, int OpNum, 45 void printMemASOperandASX(const MCInst *MI, int OpNum, 48 void printMemASOperandRRM(const MCInst *MI, int OpNum, 51 void printMemASOperandHM(const MCInst *MI, int OpNum, 54 void printMImmOperand(const MCInst *MI, int OpNum, const MCSubtargetInfo &STI, 56 void printCCOperand(const MCInst *MI, int OpNum, const MCSubtargetInfo &STI, 58 void printRDOperand(const MCInst *MI, int OpNum, const MCSubtargetInfo &STI,
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/SystemZ/MCTargetDesc/ |
| H A D | SystemZInstPrinter.cpp | 78 static void printUImmOperand(const MCInst *MI, int OpNum, raw_ostream &O) { in printUImmOperand() argument 79 int64_t Value = MI->getOperand(OpNum).getImm(); in printUImmOperand() 85 static void printSImmOperand(const MCInst *MI, int OpNum, raw_ostream &O) { in printSImmOperand() argument 86 int64_t Value = MI->getOperand(OpNum).getImm(); in printSImmOperand() 91 void SystemZInstPrinter::printU1ImmOperand(const MCInst *MI, int OpNum, in printU1ImmOperand() argument 93 printUImmOperand<1>(MI, OpNum, O); in printU1ImmOperand() 96 void SystemZInstPrinter::printU2ImmOperand(const MCInst *MI, int OpNum, in printU2ImmOperand() argument 98 printUImmOperand<2>(MI, OpNum, O); in printU2ImmOperand() 101 void SystemZInstPrinter::printU3ImmOperand(const MCInst *MI, int OpNum, in printU3ImmOperand() argument 103 printUImmOperand<3>(MI, OpNum, O); in printU3ImmOperand() [all …]
|
| H A D | SystemZMCCodeEmitter.cpp | 67 uint64_t getBDAddr12Encoding(const MCInst &MI, unsigned OpNum, 70 uint64_t getBDAddr20Encoding(const MCInst &MI, unsigned OpNum, 73 uint64_t getBDXAddr12Encoding(const MCInst &MI, unsigned OpNum, 76 uint64_t getBDXAddr20Encoding(const MCInst &MI, unsigned OpNum, 79 uint64_t getBDLAddr12Len4Encoding(const MCInst &MI, unsigned OpNum, 82 uint64_t getBDLAddr12Len8Encoding(const MCInst &MI, unsigned OpNum, 85 uint64_t getBDRAddr12Encoding(const MCInst &MI, unsigned OpNum, 88 uint64_t getBDVAddr12Encoding(const MCInst &MI, unsigned OpNum, 97 uint64_t getPCRelEncoding(const MCInst &MI, unsigned OpNum, 102 uint64_t getPC16DBLEncoding(const MCInst &MI, unsigned OpNum, in getPC16DBLEncoding() argument [all …]
|
| H A D | SystemZInstPrinter.h | 56 void printOperand(const MCInst *MI, int OpNum, raw_ostream &O); 57 void printOperand(const MCInst *MI, uint64_t /*Address*/, unsigned OpNum, in printOperand() argument 59 printOperand(MI, OpNum, O); in printOperand() 61 void printBDAddrOperand(const MCInst *MI, int OpNum, raw_ostream &O); 62 void printBDXAddrOperand(const MCInst *MI, int OpNum, raw_ostream &O); 63 void printBDLAddrOperand(const MCInst *MI, int OpNum, raw_ostream &O); 64 void printBDRAddrOperand(const MCInst *MI, int OpNum, raw_ostream &O); 65 void printBDVAddrOperand(const MCInst *MI, int OpNum, raw_ostream &O); 66 void printU1ImmOperand(const MCInst *MI, int OpNum, raw_ostream &O); 67 void printU2ImmOperand(const MCInst *MI, int OpNum, raw_ostream &O); [all …]
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/MCTargetDesc/ |
| H A D | AArch64InstPrinter.h | 76 void printAddSubImm(const MCInst *MI, unsigned OpNum, 79 void printLogicalImm(const MCInst *MI, unsigned OpNum, 81 void printShifter(const MCInst *MI, unsigned OpNum, 83 void printShiftedRegister(const MCInst *MI, unsigned OpNum, 85 void printExtendedRegister(const MCInst *MI, unsigned OpNum, 87 void printArithExtend(const MCInst *MI, unsigned OpNum, 90 void printMemExtend(const MCInst *MI, unsigned OpNum, raw_ostream &O, 93 void printMemExtend(const MCInst *MI, unsigned OpNum, in printMemExtend() argument 95 printMemExtend(MI, OpNum, O, SrcRegKind, Width); in printMemExtend() 98 void printRegWithShiftExtend(const MCInst *MI, unsigned OpNum, [all …]
|
| H A D | AArch64InstPrinter.cpp | 734 int OpNum = LdStDesc->ListOperand; in printInst() local 735 printVectorList(MI, OpNum++, STI, O, ""); in printInst() 738 O << '[' << MI->getOperand(OpNum++).getImm() << ']'; in printInst() 741 unsigned AddrReg = MI->getOperand(OpNum++).getReg(); in printInst() 746 unsigned Reg = MI->getOperand(OpNum++).getReg(); in printInst() 947 void AArch64InstPrinter::printAddSubImm(const MCInst *MI, unsigned OpNum, in printAddSubImm() argument 950 const MCOperand &MO = MI->getOperand(OpNum); in printAddSubImm() 955 AArch64_AM::getShiftValue(MI->getOperand(OpNum + 1).getImm()); in printAddSubImm() 958 printShifter(MI, OpNum + 1, STI, O); in printAddSubImm() 965 printShifter(MI, OpNum + 1, STI, O); in printAddSubImm() [all …]
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AVR/ |
| H A D | AVRAsmPrinter.cpp | 49 bool PrintAsmOperand(const MachineInstr *MI, unsigned OpNum, 52 bool PrintAsmMemoryOperand(const MachineInstr *MI, unsigned OpNum, 88 bool AVRAsmPrinter::PrintAsmOperand(const MachineInstr *MI, unsigned OpNum, in PrintAsmOperand() argument 92 bool Error = AsmPrinter::PrintAsmOperand(MI, OpNum, ExtraCode, O); in PrintAsmOperand() 99 const MachineOperand &RegOp = MI->getOperand(OpNum); in PrintAsmOperand() 107 unsigned OpFlags = MI->getOperand(OpNum - 1).getImm(); in PrintAsmOperand() 121 Reg = MI->getOperand(OpNum + RegIdx).getReg(); in PrintAsmOperand() 134 printOperand(MI, OpNum, O); in PrintAsmOperand() 140 unsigned OpNum, const char *ExtraCode, in PrintAsmMemoryOperand() argument 146 const MachineOperand &MO = MI->getOperand(OpNum); in PrintAsmMemoryOperand() [all …]
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/NVPTX/MCTargetDesc/ |
| H A D | NVPTXInstPrinter.cpp | 98 void NVPTXInstPrinter::printCvtMode(const MCInst *MI, int OpNum, raw_ostream &O, in printCvtMode() argument 100 const MCOperand &MO = MI->getOperand(OpNum); in printCvtMode() 148 void NVPTXInstPrinter::printCmpMode(const MCInst *MI, int OpNum, raw_ostream &O, in printCmpMode() argument 150 const MCOperand &MO = MI->getOperand(OpNum); in printCmpMode() 221 void NVPTXInstPrinter::printLdStCode(const MCInst *MI, int OpNum, in printLdStCode() argument 224 const MCOperand &MO = MI->getOperand(OpNum); in printLdStCode() 273 void NVPTXInstPrinter::printMmaCode(const MCInst *MI, int OpNum, raw_ostream &O, in printMmaCode() argument 275 const MCOperand &MO = MI->getOperand(OpNum); in printMmaCode() 287 void NVPTXInstPrinter::printMemOperand(const MCInst *MI, int OpNum, in printMemOperand() argument 289 printOperand(MI, OpNum, O); in printMemOperand() [all …]
|
| H A D | NVPTXInstPrinter.h | 38 void printCvtMode(const MCInst *MI, int OpNum, raw_ostream &O, 40 void printCmpMode(const MCInst *MI, int OpNum, raw_ostream &O, 42 void printLdStCode(const MCInst *MI, int OpNum, 44 void printMmaCode(const MCInst *MI, int OpNum, raw_ostream &O, 46 void printMemOperand(const MCInst *MI, int OpNum, 48 void printProtoIdent(const MCInst *MI, int OpNum,
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Hexagon/ |
| H A D | HexagonRDFOpt.cpp | 96 void removeOperand(NodeAddr<InstrNode*> IA, unsigned OpNum); 189 void HexagonDCE::removeOperand(NodeAddr<InstrNode*> IA, unsigned OpNum) { in removeOperand() argument 204 MI->RemoveOperand(OpNum); in removeOperand() 208 if (N < OpNum) in removeOperand() 210 else if (N > OpNum) in removeOperand() 224 unsigned OpNum, NewOpc; in rewrite() local 228 OpNum = 1; in rewrite() 232 OpNum = 1; in rewrite() 236 OpNum = 1; in rewrite() 240 OpNum = 0; in rewrite() [all …]
|
| H A D | HexagonSubtarget.cpp | 421 for (unsigned OpNum = 0; OpNum < DDst->getNumOperands(); OpNum++) { in adjustSchedDependency() local 422 const MachineOperand &MO = DDst->getOperand(OpNum); in adjustSchedDependency() 424 UseIdx = OpNum; in adjustSchedDependency() 496 for (unsigned OpNum = 0; OpNum < SrcI->getNumOperands(); OpNum++) { in restoreLatency() local 497 const MachineOperand &MO = SrcI->getOperand(OpNum); in restoreLatency() 507 DefIdx = OpNum; in restoreLatency() 513 for (unsigned OpNum = 0; OpNum < DstI->getNumOperands(); OpNum++) { in restoreLatency() local 514 const MachineOperand &MO = DstI->getOperand(OpNum); in restoreLatency() 517 DefIdx, *DstI, OpNum)); in restoreLatency()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Bitcode/Reader/ |
| H A D | BitcodeReader.cpp | 2671 unsigned OpNum = 0; in parseConstants() local 2675 PointeeType = getTypeByID(Record[OpNum++]); in parseConstants() 2680 uint64_t Op = Record[OpNum++]; in parseConstants() 2688 while (OpNum != Record.size()) { in parseConstants() 2690 Elt0FullTy = getFullyStructuredTypeByID(Record[OpNum]); in parseConstants() 2691 Type *ElTy = getTypeByID(Record[OpNum++]); in parseConstants() 2694 Elts.push_back(ValueList.getConstantFwdRef(Record[OpNum++], ElTy)); in parseConstants() 3487 unsigned OpNum = 0; in parseGlobalIndirectSymbolRecord() local 3488 Type *FullTy = getFullyStructuredTypeByID(Record[OpNum++]); in parseGlobalIndirectSymbolRecord() 3501 AddrSpace = Record[OpNum++]; in parseGlobalIndirectSymbolRecord() [all …]
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/ARC/MCTargetDesc/ |
| H A D | ARCInstPrinter.cpp | 140 void ARCInstPrinter::printOperand(const MCInst *MI, unsigned OpNum, in printOperand() argument 142 const MCOperand &Op = MI->getOperand(OpNum); in printOperand() 157 void ARCInstPrinter::printMemOperandRI(const MCInst *MI, unsigned OpNum, in printMemOperandRI() argument 159 const MCOperand &base = MI->getOperand(OpNum); in printMemOperandRI() 160 const MCOperand &offset = MI->getOperand(OpNum + 1); in printMemOperandRI() 167 void ARCInstPrinter::printPredicateOperand(const MCInst *MI, unsigned OpNum, in printPredicateOperand() argument 170 const MCOperand &Op = MI->getOperand(OpNum); in printPredicateOperand() 175 void ARCInstPrinter::printBRCCPredicateOperand(const MCInst *MI, unsigned OpNum, in printBRCCPredicateOperand() argument 177 const MCOperand &Op = MI->getOperand(OpNum); in printBRCCPredicateOperand()
|
| H A D | ARCInstPrinter.h | 38 void printMemOperandRI(const MCInst *MI, unsigned OpNum, raw_ostream &O); 39 void printOperand(const MCInst *MI, unsigned OpNum, raw_ostream &O); 40 void printOperand(const MCInst *MI, uint64_t /*Address*/, unsigned OpNum, in printOperand() argument 42 printOperand(MI, OpNum, O); in printOperand() 44 void printPredicateOperand(const MCInst *MI, unsigned OpNum, raw_ostream &O); 45 void printBRCCPredicateOperand(const MCInst *MI, unsigned OpNum,
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/MSP430/ |
| H A D | MSP430AsmPrinter.cpp | 52 void printOperand(const MachineInstr *MI, int OpNum, 54 void printSrcMemOperand(const MachineInstr *MI, int OpNum, 78 void MSP430AsmPrinter::printOperand(const MachineInstr *MI, int OpNum, in printOperand() argument 80 const MachineOperand &MO = MI->getOperand(OpNum); in printOperand() 107 void MSP430AsmPrinter::printSrcMemOperand(const MachineInstr *MI, int OpNum, in printSrcMemOperand() argument 109 const MachineOperand &Base = MI->getOperand(OpNum); in printSrcMemOperand() 110 const MachineOperand &Disp = MI->getOperand(OpNum+1); in printSrcMemOperand() 117 printOperand(MI, OpNum+1, O, "nohash"); in printSrcMemOperand() 122 printOperand(MI, OpNum, O); in printSrcMemOperand()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/BPF/ |
| H A D | BPFAsmPrinter.cpp | 45 void printOperand(const MachineInstr *MI, int OpNum, raw_ostream &O); 48 bool PrintAsmMemoryOperand(const MachineInstr *MI, unsigned OpNum, 72 void BPFAsmPrinter::printOperand(const MachineInstr *MI, int OpNum, in printOperand() argument 74 const MachineOperand &MO = MI->getOperand(OpNum); in printOperand() 120 unsigned OpNum, const char *ExtraCode, in PrintAsmMemoryOperand() argument 122 assert(OpNum + 1 < MI->getNumOperands() && "Insufficient operands"); in PrintAsmMemoryOperand() 123 const MachineOperand &BaseMO = MI->getOperand(OpNum); in PrintAsmMemoryOperand() 124 const MachineOperand &OffsetMO = MI->getOperand(OpNum + 1); in PrintAsmMemoryOperand()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/ |
| H A D | DetectDeadLanes.cpp | 88 LaneBitmask transferDefinedLanes(const MachineOperand &Def, unsigned OpNum, 169 unsigned OpNum = MI.getOperandNo(&MO); in isCrossCopy() local 170 DstSubIdx = MI.getOperand(OpNum+1).getImm(); in isCrossCopy() 229 unsigned OpNum = MI.getOperandNo(&MO); in transferUsedLanes() local 238 assert(OpNum % 2 == 1); in transferUsedLanes() 239 unsigned SubIdx = MI.getOperand(OpNum + 1).getImm(); in transferUsedLanes() 246 if (OpNum == 2) in transferUsedLanes() 258 assert(OpNum == 1); in transferUsedLanes() 262 assert(OpNum == 1); in transferUsedLanes() 292 unsigned OpNum = MI.getOperandNo(&Use); in transferDefinedLanesStep() local [all …]
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/ARM/ |
| H A D | ARMAsmPrinter.cpp | 209 void ARMAsmPrinter::printOperand(const MachineInstr *MI, int OpNum, in printOperand() argument 211 const MachineOperand &MO = MI->getOperand(OpNum); in printOperand() 272 bool ARMAsmPrinter::PrintAsmOperand(const MachineInstr *MI, unsigned OpNum, in PrintAsmOperand() argument 281 return AsmPrinter::PrintAsmOperand(MI, OpNum, ExtraCode, O); in PrintAsmOperand() 284 printOperand(MI, OpNum, O); in PrintAsmOperand() 287 if (MI->getOperand(OpNum).isReg()) { in PrintAsmOperand() 288 MCRegister Reg = MI->getOperand(OpNum).getReg().asMCReg(); in PrintAsmOperand() 302 if (!MI->getOperand(OpNum).isImm()) in PrintAsmOperand() 304 O << ~(MI->getOperand(OpNum).getImm()); in PrintAsmOperand() 307 if (!MI->getOperand(OpNum).isImm()) in PrintAsmOperand() [all …]
|
| H A D | ARMAsmPrinter.h | 76 void printOperand(const MachineInstr *MI, int OpNum, raw_ostream &O); 79 bool PrintAsmOperand(const MachineInstr *MI, unsigned OpNum, 81 bool PrintAsmMemoryOperand(const MachineInstr *MI, unsigned OpNum,
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Mips/ |
| H A D | MipsAsmPrinter.cpp | 518 bool MipsAsmPrinter::PrintAsmOperand(const MachineInstr *MI, unsigned OpNum, in PrintAsmOperand() argument 524 const MachineOperand &MO = MI->getOperand(OpNum); in PrintAsmOperand() 528 return AsmPrinter::PrintAsmOperand(MI, OpNum, ExtraCode, O); in PrintAsmOperand() 568 if (OpNum == 0) in PrintAsmOperand() 570 const MachineOperand &FlagsOP = MI->getOperand(OpNum - 1); in PrintAsmOperand() 586 unsigned RegOp = OpNum; in PrintAsmOperand() 592 RegOp = (Subtarget->isLittle()) ? OpNum + 1 : OpNum; in PrintAsmOperand() 595 RegOp = (Subtarget->isLittle()) ? OpNum : OpNum + 1; in PrintAsmOperand() 598 RegOp = OpNum + 1; in PrintAsmOperand() 619 printOperand(MI, OpNum, O); in PrintAsmOperand() [all …]
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/AsmPrinter/ |
| H A D | DwarfExpression.cpp | 485 uint64_t OpNum = Op->getOp(); in addExpression() local 487 if (OpNum >= dwarf::DW_OP_reg0 && OpNum <= dwarf::DW_OP_reg31) { in addExpression() 488 emitOp(OpNum); in addExpression() 490 } else if (OpNum >= dwarf::DW_OP_breg0 && OpNum <= dwarf::DW_OP_breg31) { in addExpression() 491 addBReg(OpNum - dwarf::DW_OP_breg0, Op->getArg(0)); in addExpression() 495 switch (OpNum) { in addExpression() 553 emitOp(OpNum); in addExpression()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/MC/ |
| H A D | MCInstrDesc.h | 210 int getOperandConstraint(unsigned OpNum, in getOperandConstraint() argument 212 if (OpNum < NumOperands && in getOperandConstraint() 213 (OpInfo[OpNum].Constraints & (1 << Constraint))) { in getOperandConstraint() 215 return (int)(OpInfo[OpNum].Constraints >> ValuePos) & 0x0f; in getOperandConstraint()
|