| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyPeephole.cpp | 60 static bool maybeRewriteToDrop(unsigned OldReg, unsigned NewReg, in maybeRewriteToDrop() argument 64 if (OldReg == NewReg) { in maybeRewriteToDrop() 66 Register NewReg = MRI.createVirtualRegister(MRI.getRegClass(OldReg)); in maybeRewriteToDrop() local 67 MO.setReg(NewReg); in maybeRewriteToDrop() 69 MFI.stackifyVReg(MRI, NewReg); in maybeRewriteToDrop() 123 Register NewReg = MRI.createVirtualRegister(RegClass); in maybeRewriteToFallthrough() local 124 BuildMI(MBB, MI, MI.getDebugLoc(), TII.get(CopyLocalOpc), NewReg) in maybeRewriteToFallthrough() 126 MO.setReg(NewReg); in maybeRewriteToFallthrough() 127 MFI.stackifyVReg(MRI, NewReg); in maybeRewriteToFallthrough() 170 Register NewReg = Op2.getReg(); in runOnMachineFunction() local [all …]
|
| H A D | WebAssemblyExplicitLocals.cpp | 278 Register NewReg = MRI.createVirtualRegister(RC); in runOnMachineFunction() local 280 BuildMI(MBB, &MI, MI.getDebugLoc(), TII->get(Opc), NewReg) in runOnMachineFunction() 282 MI.getOperand(2).setReg(NewReg); in runOnMachineFunction() 283 MFI.stackifyVReg(MRI, NewReg); in runOnMachineFunction() 307 Register NewReg = MRI.createVirtualRegister(RC); in runOnMachineFunction() local 312 .addReg(NewReg); in runOnMachineFunction() 326 .addReg(NewReg); in runOnMachineFunction() 331 Def.setReg(NewReg); in runOnMachineFunction() 333 MFI.stackifyVReg(MRI, NewReg); in runOnMachineFunction() 379 Register NewReg = MRI.createVirtualRegister(RC); in runOnMachineFunction() local [all …]
|
| H A D | WebAssemblyRegStackify.cpp | 532 Register NewReg = MRI.createVirtualRegister(MRI.getRegClass(Reg)); in moveForSingleUse() local 533 Def->getOperand(0).setReg(NewReg); in moveForSingleUse() 534 Op.setReg(NewReg); in moveForSingleUse() 537 LIS.createAndComputeVirtRegInterval(NewReg); in moveForSingleUse() 545 MFI.stackifyVReg(MRI, NewReg); in moveForSingleUse() 547 DefDIs.updateReg(NewReg); in moveForSingleUse() 568 Register NewReg = MRI.createVirtualRegister(MRI.getRegClass(Reg)); in rematerializeCheapDef() local 569 TII->reMaterialize(MBB, Insert, NewReg, 0, Def, *TRI); in rematerializeCheapDef() 570 Op.setReg(NewReg); in rematerializeCheapDef() 573 LIS.createAndComputeVirtRegInterval(NewReg); in rematerializeCheapDef() [all …]
|
| H A D | WebAssemblyDebugValueManager.cpp | 72 unsigned NewReg) { in clone() argument 78 MO.setReg(NewReg); in clone()
|
| H A D | WebAssemblyDebugValueManager.h | 33 void clone(MachineInstr *Insert, unsigned NewReg);
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/ |
| H A D | CriticalAntiDepBreaker.cpp | 354 unsigned NewReg) { in isNewRegClobberedByRefs() argument 369 if (CheckOper.isRegMask() && CheckOper.clobbersPhysReg(NewReg)) in isNewRegClobberedByRefs() 373 CheckOper.getReg() != NewReg) in isNewRegClobberedByRefs() 404 unsigned NewReg = Order[i]; in findSuitableFreeRegister() local 406 if (NewReg == AntiDepReg) continue; in findSuitableFreeRegister() 410 if (NewReg == LastNewReg) continue; in findSuitableFreeRegister() 414 if (isNewRegClobberedByRefs(RegRefBegin, RegRefEnd, NewReg)) continue; in findSuitableFreeRegister() 419 assert(((KillIndices[NewReg] == ~0u) != (DefIndices[NewReg] == ~0u)) in findSuitableFreeRegister() 421 if (KillIndices[NewReg] != ~0u || in findSuitableFreeRegister() 422 Classes[NewReg] == reinterpret_cast<TargetRegisterClass *>(-1) || in findSuitableFreeRegister() [all …]
|
| H A D | AggressiveAntiDepBreaker.cpp | 654 unsigned NewReg = 0; in FindSuitableFreeRegisters() local 656 NewReg = NewSuperReg; in FindSuitableFreeRegisters() 660 NewReg = TRI->getSubReg(NewSuperReg, NewSubRegIdx); in FindSuitableFreeRegisters() 663 LLVM_DEBUG(dbgs() << " " << printReg(NewReg, TRI)); in FindSuitableFreeRegisters() 666 if (!RenameRegisterMap[Reg].test(NewReg)) { in FindSuitableFreeRegisters() 675 if (State->IsLive(NewReg) || (KillIndices[Reg] > DefIndices[NewReg])) { in FindSuitableFreeRegisters() 680 for (MCRegAliasIterator AI(NewReg, TRI, false); AI.isValid(); ++AI) { in FindSuitableFreeRegisters() 698 int Idx = UseMI->findRegisterDefOperandIdx(NewReg, false, true, TRI); in FindSuitableFreeRegisters() 716 if (DefMI->readsRegister(NewReg, TRI)) { in FindSuitableFreeRegisters() 723 RenameMap.insert(std::pair<unsigned, unsigned>(Reg, NewReg)); in FindSuitableFreeRegisters() [all …]
|
| H A D | MachineCSE.cpp | 617 Register NewReg = CSMI->getOperand(i).getReg(); in ProcessBlockCSE() local 626 if (MO.isImplicit() && !MO.isDead() && OldReg == NewReg) in ProcessBlockCSE() 629 if (OldReg == NewReg) { in ProcessBlockCSE() 635 Register::isVirtualRegister(NewReg) && in ProcessBlockCSE() 638 if (!isProfitableToCSE(NewReg, OldReg, CSMI->getParent(), MI)) { in ProcessBlockCSE() 647 if (!MRI->constrainRegAttrs(NewReg, OldReg)) { in ProcessBlockCSE() 654 CSEPairs.push_back(std::make_pair(OldReg, NewReg)); in ProcessBlockCSE() 662 unsigned NewReg = CSEPair.second; in ProcessBlockCSE() local 664 MachineInstr *Def = MRI->getUniqueVRegDef(NewReg); in ProcessBlockCSE() 666 Def->clearRegisterDeads(NewReg); in ProcessBlockCSE() [all …]
|
| H A D | ModuloSchedule.cpp | 404 unsigned NewReg = VRMap[PrevStage][LoopVal]; in generateExistingPhis() local 406 InitVal, NewReg); in generateExistingPhis() 419 unsigned NewReg = 0; in generateExistingPhis() local 519 NewReg = PhiOp2; in generateExistingPhis() 526 NewReg = VRMap[ReuseStage - np][LoopVal]; in generateExistingPhis() 529 Def, NewReg); in generateExistingPhis() 531 VRMap[CurStageNum - np][Def] = NewReg; in generateExistingPhis() 532 PhiOp2 = NewReg; in generateExistingPhis() 537 replaceRegUsesAfterLoop(Def, NewReg, BB, MRI, LIS); in generateExistingPhis() 548 NewReg = MRI.createVirtualRegister(RC); in generateExistingPhis() [all …]
|
| H A D | TailDuplicator.cpp | 331 void TailDuplicator::addSSAUpdateEntry(Register OrigReg, Register NewReg, in addSSAUpdateEntry() argument 336 LI->second.push_back(std::make_pair(BB, NewReg)); in addSSAUpdateEntry() 339 Vals.push_back(std::make_pair(BB, NewReg)); in addSSAUpdateEntry() 401 Register NewReg = MRI->createVirtualRegister(RC); in duplicateInstruction() local 402 MO.setReg(NewReg); in duplicateInstruction() 403 LocalVRMap.insert(std::make_pair(Reg, RegSubRegPair(NewReg, 0))); in duplicateInstruction() 405 addSSAUpdateEntry(Reg, NewReg, PredBB); in duplicateInstruction() 445 Register NewReg = MRI->createVirtualRegister(NewRC); in duplicateInstruction() local 447 TII->get(TargetOpcode::COPY), NewReg) in duplicateInstruction() 450 LocalVRMap.insert(std::make_pair(Reg, RegSubRegPair(NewReg, 0))); in duplicateInstruction() [all …]
|
| H A D | PeepholeOptimizer.cpp | 830 virtual bool RewriteCurrentSource(Register NewReg, unsigned NewSubReg) = 0; 858 bool RewriteCurrentSource(Register NewReg, unsigned NewSubReg) override { in RewriteCurrentSource() argument 862 MOSrc.setReg(NewReg); in RewriteCurrentSource() 903 bool RewriteCurrentSource(Register NewReg, unsigned NewSubReg) override { in RewriteCurrentSource() argument 947 bool RewriteCurrentSource(Register NewReg, unsigned NewSubReg) override { in RewriteCurrentSource() argument 952 MO.setReg(NewReg); in RewriteCurrentSource() 994 bool RewriteCurrentSource(Register NewReg, unsigned NewSubReg) override { in RewriteCurrentSource() argument 999 CopyLike.getOperand(CurrentSrcIdx).setReg(NewReg); in RewriteCurrentSource() 1072 bool RewriteCurrentSource(Register NewReg, unsigned NewSubReg) override { in RewriteCurrentSource() argument 1079 MO.setReg(NewReg); in RewriteCurrentSource()
|
| H A D | TwoAddressInstructionPass.cpp | 638 Register NewReg; in scanUses() local 641 NewReg, IsDstPhys)) { in scanUses() 651 VirtRegPairs.push_back(NewReg); in scanUses() 654 bool isNew = SrcRegMap.insert(std::make_pair(NewReg, Reg)).second; in scanUses() 656 assert(SrcRegMap[NewReg] == Reg && "Can't map to two src registers!"); in scanUses() 657 VirtRegPairs.push_back(NewReg); in scanUses() 658 Reg = NewReg; in scanUses()
|
| H A D | CriticalAntiDepBreaker.h | 101 unsigned NewReg);
|
| /netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/ |
| H A D | AntiDepBreaker.h | 60 void UpdateDbgValue(MachineInstr &MI, unsigned OldReg, unsigned NewReg) { in UpdateDbgValue() argument 64 MI.getDebugOperand(0).setReg(NewReg); in UpdateDbgValue() 70 unsigned OldReg, unsigned NewReg) { in UpdateDbgValues() argument 78 UpdateDbgValue(*DbgMI, OldReg, NewReg); in UpdateDbgValues()
|
| H A D | TailDuplicator.h | 101 void addSSAUpdateEntry(Register OrigReg, Register NewReg,
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/ |
| H A D | AArch64DeadRegisterDefinitionsPass.cpp | 161 unsigned NewReg; in processMachineBasicBlock() local 166 NewReg = AArch64::WZR; in processMachineBasicBlock() 168 NewReg = AArch64::XZR; in processMachineBasicBlock() 174 MO.setReg(NewReg); in processMachineBasicBlock()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/GlobalISel/ |
| H A D | Localizer.cpp | 134 Register NewReg = MRI->createGenericVirtualRegister(MRI->getType(Reg)); in localizeInterBlock() local 135 MRI->setRegClassOrRegBank(NewReg, MRI->getRegClassOrRegBank(Reg)); in localizeInterBlock() 136 LocalizedMI->getOperand(0).setReg(NewReg); in localizeInterBlock() 138 MBBWithLocalDef.insert(std::make_pair(MBBAndReg, NewReg)).first; in localizeInterBlock()
|
| H A D | RegisterBankInfo.cpp | 468 Register NewReg = *NewRegs.begin(); in applyDefaultMapping() local 470 MO.setReg(NewReg); in applyDefaultMapping() 471 LLVM_DEBUG(dbgs() << " with " << printReg(NewReg, nullptr)); in applyDefaultMapping() 476 LLT NewTy = MRI.getType(NewReg); in applyDefaultMapping() 487 MRI.setType(NewReg, OrigTy); in applyDefaultMapping()
|
| H A D | CallLowering.cpp | 1079 Register NewReg = MRI.createGenericVirtualRegister(LocTy); in extendRegister() local 1080 MIRBuilder.buildSExt(NewReg, ValReg); in extendRegister() 1081 return NewReg; in extendRegister() 1084 Register NewReg = MRI.createGenericVirtualRegister(LocTy); in extendRegister() local 1085 MIRBuilder.buildZExt(NewReg, ValReg); in extendRegister() 1086 return NewReg; in extendRegister()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/ARM/ |
| H A D | A15SDOptimizer.cpp | 629 unsigned NewReg = optimizeSDPattern(MI); in runOnInstruction() local 631 if (NewReg != 0) { in runOnInstruction() 640 MRI->constrainRegClass(NewReg, MRI->getRegClass((*I)->getReg())); in runOnInstruction() 643 << printReg(NewReg) << "\n"); in runOnInstruction() 644 (*I)->substVirtReg(NewReg, 0, *TRI); in runOnInstruction() 647 Replacements[MI] = NewReg; in runOnInstruction()
|
| H A D | ARMBaseRegisterInfo.cpp | 373 void ARMBaseRegisterInfo::updateRegAllocHint(Register Reg, Register NewReg, in updateRegAllocHint() argument 387 MRI->setRegAllocationHint(OtherReg, Hint.first, NewReg); in updateRegAllocHint() 388 if (Register::isVirtualRegister(NewReg)) in updateRegAllocHint() 389 MRI->setRegAllocationHint(NewReg, in updateRegAllocHint()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/AsmPrinter/ |
| H A D | DbgEntityHistoryCalculator.cpp | 396 Register NewReg = Op.getReg(); in handleNewDebugValue() local 397 if (!TrackedRegs.count(NewReg)) in handleNewDebugValue() 398 addRegDescribedVar(RegVars, NewReg, Var); in handleNewDebugValue() 400 TrackedRegs[NewReg] = true; in handleNewDebugValue()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/ |
| H A D | X86OptimizeLEAs.cpp | 299 unsigned NewReg, int64_t AddrDispShift); 580 unsigned NewReg, in replaceDebugValue() argument 612 auto replaceOldReg = [OldReg, NewReg](const MachineOperand &Op) { in replaceDebugValue() 614 return MachineOperand::CreateReg(NewReg, false, false, false, false, in replaceDebugValue()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Hexagon/ |
| H A D | RDFCopy.cpp | 179 unsigned NewReg = MinPhysReg(SR); in run() local 180 Op.setReg(NewReg); in run()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/LiveDebugValues/ |
| H A D | VarLocBasedImpl.cpp | 489 Register NewReg) { in CreateEntryCopyBackupLoc() 495 VL.Locs[0].Value.RegNo = NewReg; in CreateEntryCopyBackupLoc() 502 Register NewReg) { in CreateCopyLoc() 507 VL.Locs[I].Value.RegNo = NewReg; in CreateCopyLoc() 974 Register NewReg = Register()); 1393 const VarLoc::MachineLoc &OldLoc, Register NewReg) { in insertTransferDebugPair() argument 1414 assert(NewReg && in insertTransferDebugPair() 1418 VarLoc VL = VarLoc::CreateCopyLoc(OldVarLoc, OldLoc, NewReg); in insertTransferDebugPair() 1440 assert(NewReg && in insertTransferDebugPair() 1444 VarLoc VL = VarLoc::CreateCopyLoc(OldVarLoc, OldLoc, NewReg); in insertTransferDebugPair()
|