Searched refs:Mul2 (Results 1 – 4 of 4) sorted by relevance
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Hexagon/ |
| H A D | HexagonISelDAGToDAG.cpp | 1951 WeightedLeaf Mul1, Mul2; in balanceSubTree() local
2004 Mul2 = WeightedLeaf(Child, Weight, InsertionOrder++); in balanceSubTree()
2064 willShiftRightEliminate(Mul2.Value, MaxPowerOf2))) { in balanceSubTree()
2066 int Weight = Mul1.Weight + Mul2.Weight; in balanceSubTree()
2067 int Height = std::max(NodeHeights[Mul1.Value], NodeHeights[Mul2.Value]) + 1; in balanceSubTree()
2069 SDValue Mul2Factored = factorOutPowerOf2(Mul2.Value, MaxPowerOf2); in balanceSubTree()
2082 if (Mul2.Value.getNode()) in balanceSubTree()
2083 Leaves.push(Mul2); in balanceSubTree()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPULegalizerInfo.cpp | 2865 auto Mul2 = in emitReciprocalU64() local
2867 auto Trunc = B.buildIntrinsicTrunc(S32, Mul2); in emitReciprocalU64()
|
| H A D | AMDGPUISelLowering.cpp | 1822 SDValue Mul2 = DAG.getNode(ISD::FMUL, DL, MVT::f32, Mul1, in LowerUDIVREM64() local
1824 SDValue Trunc = DAG.getNode(ISD::FTRUNC, DL, MVT::f32, Mul2); in LowerUDIVREM64()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 27709 SDValue Mul2 = DAG.getBitcast(VT, DAG.getNode(Opcode, dl, MulVT, in LowerMULH() local
27718 SDValue Res = DAG.getVectorShuffle(VT, dl, Mul1, Mul2, ShufMask); in LowerMULH()
42935 auto combineMulMulAddOrSub = [&](int Mul1, int Mul2, bool isAdd) { in combineMulSpecial() argument
42939 DAG.getConstant(Mul2, DL, VT)); in combineMulSpecial()
|