| /netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/ |
| H A D | TargetSchedule.h | 47 unsigned computeInstrLatency(const MCSchedClassDesc &SCDesc) const;
60 const MCSchedClassDesc *resolveSchedClass(const MachineInstr *MI) const;
103 const MCSchedClassDesc *SC = nullptr) const;
106 const MCSchedClassDesc *SC = nullptr) const;
110 const MCSchedClassDesc *SC = nullptr) const;
134 ProcResIter getWriteProcResBegin(const MCSchedClassDesc *SC) const { in getWriteProcResBegin()
138 ProcResIter getWriteProcResEnd(const MCSchedClassDesc *SC) const { in getWriteProcResEnd()
|
| H A D | MachineTraceMetrics.h | 66 struct MCSchedClassDesc;
288 ArrayRef<const MCSchedClassDesc *> ExtraInstrs = None,
289 ArrayRef<const MCSchedClassDesc *> RemoveInstrs = None) const;
|
| H A D | ScheduleDAGInstrs.h | 44 struct MCSchedClassDesc;
265 const MCSchedClassDesc *getSchedClass(SUnit *SU) const { in getSchedClass()
|
| H A D | ScheduleDAG.h | 39 struct MCSchedClassDesc;
253 const MCSchedClassDesc *SchedClass =
|
| H A D | MachineScheduler.h | 758 std::pair<unsigned, unsigned> getNextResourceCycle(const MCSchedClassDesc *SC,
788 unsigned countResource(const MCSchedClassDesc *SC, unsigned PIdx,
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/ |
| H A D | TargetSchedule.cpp | 86 const MCSchedClassDesc *SC) const { in mustBeginGroup()
97 const MCSchedClassDesc *SC) const { in mustEndGroup()
108 const MCSchedClassDesc *SC) const { in getNumMicroOps()
132 const MCSchedClassDesc *TargetSchedModel::
136 const MCSchedClassDesc *SCDesc = SchedModel.getSchedClassDesc(SchedClass); in resolveSchedClass()
217 const MCSchedClassDesc *SCDesc = resolveSchedClass(DefMI); in computeOperandLatency()
229 const MCSchedClassDesc *UseDesc = resolveSchedClass(UseMI); in computeOperandLatency()
256 TargetSchedModel::computeInstrLatency(const MCSchedClassDesc &SCDesc) const { in computeInstrLatency()
282 const MCSchedClassDesc *SCDesc = resolveSchedClass(MI); in computeInstrLatency()
312 const MCSchedClassDesc *SCDesc = resolveSchedClass(DefMI); in computeOutputLatency()
[all …]
|
| H A D | MachineCombiner.cpp | 117 SmallVectorImpl<const MCSchedClassDesc *> &InstrsSC);
391 SmallVectorImpl<const MCSchedClassDesc *> &InstrsSC) { in instr2instrSC()
395 const MCSchedClassDesc *SC = SchedModel.getSchedClassDesc(Idx); in instr2instrSC()
416 SmallVector<const MCSchedClassDesc *, 16> InsInstrsSC; in preservesResourceLen()
417 SmallVector<const MCSchedClassDesc *, 16> DelInstrsSC; in preservesResourceLen()
422 ArrayRef<const MCSchedClassDesc *> MSCInsArr = makeArrayRef(InsInstrsSC); in preservesResourceLen()
423 ArrayRef<const MCSchedClassDesc *> MSCDelArr = makeArrayRef(DelInstrsSC); in preservesResourceLen()
|
| H A D | MachineTraceMetrics.cpp | 122 const MCSchedClassDesc *SC = SchedModel.resolveSchedClass(&MI); in getResources()
1226 ArrayRef<const MCSchedClassDesc *> ExtraInstrs, in getResourceLength()
1227 ArrayRef<const MCSchedClassDesc *> RemoveInstrs) const { in getResourceLength()
1234 auto extraCycles = [this](ArrayRef<const MCSchedClassDesc *> Instrs, in getResourceLength()
1238 for (const MCSchedClassDesc *SC : Instrs) { in getResourceLength()
|
| H A D | MachineScheduler.cpp | 2026 const MCSchedClassDesc *SC = DAG->getSchedClass(&SU); in init()
2102 SchedBoundary::getNextResourceCycle(const MCSchedClassDesc *SC, unsigned PIdx, in getNextResourceCycle()
2187 const MCSchedClassDesc *SC = DAG->getSchedClass(SU); in checkHazard()
2344 unsigned SchedBoundary::countResource(const MCSchedClassDesc *SC, unsigned PIdx, in countResource()
2392 const MCSchedClassDesc *SC = DAG->getSchedClass(SU); in bumpNode()
2628 const MCSchedClassDesc *SC = DAG->getSchedClass(SU); in initResourceDelta()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/MC/ |
| H A D | MCSchedule.h | 110 struct MCSchedClassDesc { struct
307 const MCSchedClassDesc *SchedClassTable;
347 const MCSchedClassDesc *getSchedClassDesc(unsigned SchedClassIdx) const { in getSchedClassDesc()
356 const MCSchedClassDesc &SCDesc);
365 const MCSchedClassDesc &SCDesc);
|
| H A D | MCSubtargetInfo.h | 167 const MCSchedClassDesc *SC) const { in getWriteProcResBegin()
171 const MCSchedClassDesc *SC) const { in getWriteProcResEnd()
175 const MCWriteLatencyEntry *getWriteLatencyEntry(const MCSchedClassDesc *SC, in getWriteLatencyEntry()
183 int getReadAdvanceCycles(const MCSchedClassDesc *SC, unsigned UseIdx, in getReadAdvanceCycles()
205 getReadAdvanceEntries(const MCSchedClassDesc &SC) const { in getReadAdvanceEntries()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/MC/ |
| H A D | MCSchedule.cpp | 41 const MCSchedClassDesc &SCDesc) { in computeInstrLatency()
58 const MCSchedClassDesc &SCDesc = *getSchedClassDesc(SchedClass); in computeInstrLatency()
71 const MCSchedClassDesc *SCDesc = getSchedClassDesc(SchedClass); in computeInstrLatency()
89 const MCSchedClassDesc &SCDesc) { in getReciprocalThroughput()
114 const MCSchedClassDesc *SCDesc = getSchedClassDesc(SchedClass); in getReciprocalThroughput()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/SystemZ/ |
| H A D | SystemZHazardRecognizer.cpp | 47 const MCSchedClassDesc *SC = getSchedClass(SU); in getNumDecoderSlots()
93 const MCSchedClassDesc *SC = getSchedClass(SU); in fitsIntoCurrentGroup()
171 const MCSchedClassDesc *SC = getSchedClass(SU); in dumpSU()
272 const MCSchedClassDesc *SC = getSchedClass(SU); in EmitInstruction()
341 const MCSchedClassDesc *SC = getSchedClass(SU); in groupingCost()
390 const MCSchedClassDesc *SC = getSchedClass(SU); in resourcesCost()
418 const MCSchedClassDesc *SC = SchedModel->resolveSchedClass(MI); in emitInstruction()
|
| H A D | SystemZHazardRecognizer.h | 121 const MCSchedClassDesc *getSchedClass(SUnit *SU) const { in getSchedClass()
|
| H A D | SystemZMachineScheduler.cpp | 255 const MCSchedClassDesc *SC = HazardRec->getSchedClass(SU); in releaseTopNode()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/MCA/ |
| H A D | InstrBuilder.cpp | 39 const MCSchedClassDesc &SCDesc, in initializeUsedResources()
207 const MCSchedClassDesc &SCDesc, in computeMaxLatency()
254 const MCSchedClassDesc &SCDesc = *SM.getSchedClassDesc(SchedClassID); in populateWrites()
538 const MCSchedClassDesc &SCDesc = *SM.getSchedClassDesc(SchedClassID); in createInstrDescImpl()
539 if (SCDesc.NumMicroOps == MCSchedClassDesc::InvalidNumMicroOps) { in createInstrDescImpl()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/utils/TableGen/ |
| H A D | SubtargetEmitter.cpp | 48 std::vector<std::vector<MCSchedClassDesc>> ProcSchedClasses;
985 std::vector<MCSchedClassDesc> &SCTab = SchedTables.ProcSchedClasses.back(); in GenSchedClassTables()
991 MCSchedClassDesc &SCDesc = SCTab.back(); in GenSchedClassTables()
1011 SCDesc.NumMicroOps = MCSchedClassDesc::VariantNumMicroOps; in GenSchedClassTables()
1057 SCDesc.NumMicroOps = MCSchedClassDesc::InvalidNumMicroOps; in GenSchedClassTables()
1090 SCDesc.NumMicroOps = MCSchedClassDesc::InvalidNumMicroOps; in GenSchedClassTables()
1158 SCDesc.NumMicroOps = MCSchedClassDesc::InvalidNumMicroOps; in GenSchedClassTables()
1179 if (SCDesc.NumMicroOps == MCSchedClassDesc::InvalidNumMicroOps) { in GenSchedClassTables()
1295 std::vector<MCSchedClassDesc> &SCTab = in EmitSchedClassTables()
1308 << MCSchedClassDesc::InvalidNumMicroOps in EmitSchedClassTables()
[all …]
|
| /netbsd-src/external/apache2/llvm/dist/llvm/tools/llvm-exegesis/lib/ |
| H A D | SchedClassResolution.h | 52 const MCSchedClassDesc *const SCDesc;
|
| H A D | SchedClassResolution.cpp | 50 getNonRedundantWriteProcRes(const MCSchedClassDesc &SCDesc, in getNonRedundantWriteProcRes()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/ |
| H A D | AArch64StorePairSuppress.cpp | 86 const MCSchedClassDesc *SCDesc = in shouldAddSTPToBlock()
|
| H A D | AArch64SIMDInstrOpt.cpp | 229 const MCSchedClassDesc *SCDesc = in shouldReplaceInst()
234 const MCSchedClassDesc *SCDescRepl; in shouldReplaceInst()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/tools/llvm-mca/Views/ |
| H A D | InstructionInfoView.cpp | 110 const MCSchedClassDesc &SCDesc = *SM.getSchedClassDesc(SchedClassID); in collectData()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/MCA/HardwareUnits/ |
| H A D | RegisterFile.cpp | 480 const MCSchedClassDesc *SC = SM.getSchedClassDesc(RD.SchedClassID); in collectWrites()
560 const MCSchedClassDesc *SC = SM.getSchedClassDesc(RD.SchedClassID); in addRegisterRead()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/MC/MCDisassembler/ |
| H A D | Disassembler.cpp | 210 const MCSchedClassDesc *SCDesc = SCModel.getSchedClassDesc(SCClass); in getLatency()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/MCA/Stages/ |
| H A D | InOrderIssueStage.cpp | 102 const MCSchedClassDesc *SC = SM.getSchedClassDesc(RD.SchedClassID); in checkRegisterHazard()
|