| /netbsd-src/external/apache2/llvm/dist/llvm/utils/TableGen/GlobalISel/ |
| H A D | GIMatchTree.cpp | 396 GIMatchTreeInstrInfo *InstrInfo = Leaf.value().getInstrInfo(InstrID); in repartition() local
403 if (!InstrInfo) { in repartition()
421 if (PDep->getRequiredMI() == InstrInfo->getInstrNode() && in repartition()
444 if (PDep->getRequiredMI() == InstrInfo->getInstrNode() && in repartition()
517 GIMatchTreeInstrInfo *InstrInfo = Leaf.value().getInstrInfo(InstrID); in repartition() local
518 if (!InstrInfo) { in repartition()
569 GIMatchTreeInstrInfo *InstrInfo = Leaf.getInstrInfo(InstrID); in applyForPartition() local
571 if (!InstrInfo) in applyForPartition()
573 const GIMatchDagInstr *Instr = InstrInfo->getInstrNode(); in applyForPartition()
654 GIMatchTreeInstrInfo *InstrInfo = Leaf.value().getInstrInfo(InstrID); in repartition() local
[all …]
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/XCore/ |
| H A D | XCoreSubtarget.h | 33 XCoreInstrInfo InstrInfo; variable
49 const XCoreInstrInfo *getInstrInfo() const override { return &InstrInfo; } in getInstrInfo()
60 return &InstrInfo.getRegisterInfo(); in getRegisterInfo()
|
| H A D | XCoreSubtarget.cpp | 29 : XCoreGenSubtargetInfo(TT, CPU, /*TuneCPU*/ CPU, FS), InstrInfo(), in XCoreSubtarget()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/ARC/ |
| H A D | ARCSubtarget.h | 33 ARCInstrInfo InstrInfo; variable
48 const ARCInstrInfo *getInstrInfo() const override { return &InstrInfo; } in getInstrInfo()
56 return &InstrInfo.getRegisterInfo(); in getRegisterInfo()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Lanai/ |
| H A D | LanaiSubtarget.h | 48 const LanaiInstrInfo *getInstrInfo() const override { return &InstrInfo; } in getInstrInfo()
55 return &InstrInfo.getRegisterInfo(); in getRegisterInfo()
68 LanaiInstrInfo InstrInfo; variable
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/VE/ |
| H A D | VESubtarget.h | 42 VEInstrInfo InstrInfo; variable
51 const VEInstrInfo *getInstrInfo() const override { return &InstrInfo; } in getInstrInfo()
56 return &InstrInfo.getRegisterInfo(); in getRegisterInfo()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/MSP430/ |
| H A D | MSP430Subtarget.h | 42 MSP430InstrInfo InstrInfo; variable
66 const MSP430InstrInfo *getInstrInfo() const override { return &InstrInfo; } in getInstrInfo()
68 return &InstrInfo.getRegisterInfo(); in getRegisterInfo()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/BPF/ |
| H A D | BPFSubtarget.h | 33 BPFInstrInfo InstrInfo; variable
76 const BPFInstrInfo *getInstrInfo() const override { return &InstrInfo; } in getInstrInfo()
87 return &InstrInfo.getRegisterInfo(); in getRegisterInfo()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/NVPTX/ |
| H A D | NVPTXSubtarget.h | 42 NVPTXInstrInfo InstrInfo; variable
60 const NVPTXInstrInfo *getInstrInfo() const override { return &InstrInfo; } in getInstrInfo()
62 return &InstrInfo.getRegisterInfo(); in getRegisterInfo()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AVR/ |
| H A D | AVRSubtarget.h | 41 const AVRInstrInfo *getInstrInfo() const override { return &InstrInfo; } in getInstrInfo()
45 const AVRRegisterInfo *getRegisterInfo() const override { return &InstrInfo.getRegisterInfo(); } in getRegisterInfo()
117 AVRInstrInfo InstrInfo; variable
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Sparc/ |
| H A D | SparcSubtarget.h | 55 SparcInstrInfo InstrInfo; variable
64 const SparcInstrInfo *getInstrInfo() const override { return &InstrInfo; } in getInstrInfo()
69 return &InstrInfo.getRegisterInfo(); in getRegisterInfo()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/ |
| H A D | R600Subtarget.h | 39 R600InstrInfo InstrInfo;
57 const R600InstrInfo *getInstrInfo() const override { return &InstrInfo; } in getInstrInfo()
68 return &InstrInfo.getRegisterInfo(); in getRegisterInfo()
|
| H A D | AMDGPUSubtarget.cpp | 317 InstrInfo(initializeSubtargetDependencies(TT, GPU, FS)), in GCNSubtarget()
625 InstrInfo(*this), in R600Subtarget()
656 return InstrInfo.pseudoToMCOpcode(AMDGPU::V_MAD_F16_e64) != -1; in hasMadF16()
830 Lat = InstrInfo.getInstrLatency(getInstrItineraryData(), *I); in adjustSchedDependency()
840 unsigned Lat = InstrInfo.getInstrLatency(getInstrItineraryData(), *DefI); in adjustSchedDependency()
977 Mutations.push_back(std::make_unique<FillMFMAShadowMutation>(&InstrInfo)); in getPostRAMutations()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/M68k/ |
| H A D | M68kSubtarget.h | 61 M68kInstrInfo InstrInfo; variable
145 const M68kInstrInfo *getInstrInfo() const override { return &InstrInfo; } in getInstrInfo()
152 return &InstrInfo.getRegisterInfo(); in getRegisterInfo()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/tools/llvm-exegesis/lib/ |
| H A D | SchedClassResolution.cpp | 220 const MCInstrInfo &InstrInfo, in ResolveVariantSchedClassId() argument
225 SchedClassId = STI.resolveVariantSchedClass(SchedClassId, &MCI, &InstrInfo, in ResolveVariantSchedClassId()
233 const MCInstrInfo &InstrInfo, in resolveSchedClassId() argument
235 unsigned SchedClassId = InstrInfo.get(MCI.getOpcode()).getSchedClass(); in resolveSchedClassId()
240 ResolveVariantSchedClassId(SubtargetInfo, InstrInfo, SchedClassId, MCI); in resolveSchedClassId()
|
| H A D | MCInstrDescView.cpp | 106 Instruction::create(const MCInstrInfo &InstrInfo, in create() argument
109 const llvm::MCInstrDesc *const Description = &InstrInfo.get(Opcode); in create()
187 Description, InstrInfo.getName(Opcode), std::move(Operands), in create()
304 InstructionsCache::InstructionsCache(const MCInstrInfo &InstrInfo, in InstructionsCache() argument
306 : InstrInfo(InstrInfo), RATC(RATC), BVC() {} in InstructionsCache()
311 Found = Instruction::create(InstrInfo, RATC, BVC, Opcode); in getInstr()
|
| H A D | MCInstrDescView.h | 111 create(const MCInstrInfo &InstrInfo, const RegisterAliasingTrackerCache &RATC,
176 InstructionsCache(const MCInstrInfo &InstrInfo,
183 const MCInstrInfo &InstrInfo;
|
| H A D | Analysis.cpp | 154 Analysis::Analysis(const Target &Target, std::unique_ptr<MCInstrInfo> InstrInfo, in Analysis() argument
159 : Clustering_(Clustering), InstrInfo_(std::move(InstrInfo)), in Analysis()
254 const MCInstrInfo &InstrInfo) { in writeParallelSnippetHtml() argument
257 writeEscaped<kEscapeHtml>(OS, InstrInfo.getName(Instructions[0].getOpcode())); in writeParallelSnippetHtml()
266 const MCInstrInfo &InstrInfo) { in writeLatencySnippetHtml() argument
273 writeEscaped<kEscapeHtml>(OS, InstrInfo.getName(Instr.getOpcode())); in writeLatencySnippetHtml()
|
| H A D | BenchmarkResult.cpp | 42 generateOpcodeNameToOpcodeIdxMapping(const MCInstrInfo &InstrInfo) { in generateOpcodeNameToOpcodeIdxMapping()
43 StringMap<unsigned> Map(InstrInfo.getNumOpcodes()); in generateOpcodeNameToOpcodeIdxMapping()
44 for (unsigned I = 0, E = InstrInfo.getNumOpcodes(); I < E; ++I) in generateOpcodeNameToOpcodeIdxMapping()
45 Map[InstrInfo.getName(I)] = I; in generateOpcodeNameToOpcodeIdxMapping()
46 assert(Map.size() == InstrInfo.getNumOpcodes() && "Size prediction failed"); in generateOpcodeNameToOpcodeIdxMapping()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/SystemZ/ |
| H A D | SystemZSubtarget.h | 76 SystemZInstrInfo InstrInfo; variable
99 const SystemZInstrInfo *getInstrInfo() const override { return &InstrInfo; } in getInstrInfo()
101 return &InstrInfo.getRegisterInfo(); in getRegisterInfo()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblySubtarget.h | 55 WebAssemblyInstrInfo InstrInfo; variable
78 return &InstrInfo; in getInstrInfo()
|
| H A D | WebAssemblySubtarget.cpp | 46 InstrInfo(initializeSubtargetDependencies(CPU, FS)), TSInfo(), in WebAssemblySubtarget()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Mips/ |
| H A D | MipsSubtarget.h | 219 std::unique_ptr<const MipsInstrInfo> InstrInfo; variable
382 const MipsInstrInfo *getInstrInfo() const override { return InstrInfo.get(); } in getInstrInfo()
387 return &InstrInfo->getRegisterInfo(); in getRegisterInfo()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/RISCV/ |
| H A D | RISCVSubtarget.h | 68 RISCVInstrInfo InstrInfo; variable
93 const RISCVInstrInfo *getInstrInfo() const override { return &InstrInfo; } in getInstrInfo()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/tools/llvm-exegesis/ |
| H A D | llvm-exegesis.cpp | 431 std::unique_ptr<MCInstrInfo> InstrInfo(TheTarget->createMCInstrInfo()); in analysisMain() local
432 assert(InstrInfo && "Unable to create instruction info!"); in analysisMain()
436 AnalysisClusteringEpsilon, InstrInfo->getNumOpcodes())); in analysisMain()
438 const Analysis Analyzer(*TheTarget, std::move(InstrInfo), Clustering, in analysisMain()
|