Home
last modified time | relevance | path

Searched refs:Indexed (Results 1 – 25 of 81) sorted by relevance

1234

/netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/
H A DDwarfStringPoolEntry.h42 bool Indexed) in DwarfStringPoolEntryRef() argument
43 : MapEntryAndIndexed(&Entry, Indexed) {} in DwarfStringPoolEntryRef()
/netbsd-src/external/apache2/llvm/dist/llvm/lib/FuzzMutate/
H A DOperations.cpp249 Type *Indexed = ExtractValueInst::getIndexedType(Cur[0]->getType(), in validInsertValueIndex() local
251 return Indexed == Cur[1]->getType(); in validInsertValueIndex()
260 while (Type *Indexed = ExtractValueInst::getIndexedType(BaseTy, I)) { in validInsertValueIndex() local
261 if (Indexed == Cur[1]->getType()) in validInsertValueIndex()
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/PowerPC/
H A DREADME_P9.txt19 - Vector Extract Unsigned Byte Left/Right-Indexed:
22 // Left-Indexed
27 // Right-Indexed
503 - Load/Store Vector Indexed: lxvx stxvx
527 - Load as Integer Byte/Halfword & Zero Indexed: lxsibzx lxsihzx
535 - Store as Integer Byte/Halfword Indexed: stxsibx stxsihx
543 - Load Vector Halfword*8/Byte*16 Indexed: lxvh8x lxvb16x
553 - Store Vector Halfword*8/Byte*16 Indexed: stxvh8x stxvb16x
571 - Load Vector Word & Splat Indexed: lxvwsx
H A DPPCScheduleP8.td158 // Update-Indexed form loads/stores are no longer first and last in the
H A DPPCInstrVSX.td1683 // Load as Integer Byte/Halfword & Zero Indexed
1689 // Load Vector Halfword*8/Byte*16 Indexed
1693 // Load Vector Indexed
1704 // Load Vector Word & Splat Indexed
1721 // Store as Integer Byte/Halfword Indexed
1731 // Store Vector Halfword*8/Byte*16 Indexed
1735 // Store Vector Indexed
/netbsd-src/external/gpl3/gdb/dist/sim/ppc/
H A Dpowerpc.igen1732 0.31,6.RT,11.RA,16.RB,21.87,31./:X:::Load Byte and Zero Indexed
1759 0.31,6.RT,11.RA,16.RB,21.119,31./:X:::Load Byte and Zero with Update Indexed
1786 0.31,6.RT,11.RA,16.RB,21.279,31./:X:::Load Halfword and Zero Indexed
1813 0.31,6.RT,11.RA,16.RB,21.311,31./:X:::Load Halfword and Zero with Update Indexed
1840 0.31,6.RT,11.RA,16.RB,21.343,31./:X:::Load Halfword Algebraic Indexed
1867 0.31,6.RT,11.RA,16.RB,21.375,31./:X:::Load Halfword Algebraic with Update Indexed
1894 0.31,6.RT,11.RA,16.RB,21.23,31./:X:::Load Word and Zero Indexed
1921 0.31,6.RT,11.RA,16.RB,21.55,31./:X:::Load Word and Zero with Update Indexed
1943 0.31,6.RT,11.RA,16.RB,21.341,31./:X:64::Load Word Algebraic Indexed
1951 0.31,6.RT,11.RA,16.RB,21.373,31./:X:64::Load Word Algebraic with Update Indexed
[all …]
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/
H A DAArch64InstrInfo.cpp4983 enum class FMAInstKind { Default, Indexed, Accumulator }; enumerator
5046 else if (kind == FMAInstKind::Indexed) in genFusedMultiply()
5119 FMAInstKind::Indexed); in genFusedMultiplyIdx()
5135 FMAInstKind::Indexed, &NewVR); in genFusedMultiplyIdxNeg()
5639 FMAInstKind::Indexed); in genAlternativeCodeSequence()
5645 FMAInstKind::Indexed); in genAlternativeCodeSequence()
5652 FMAInstKind::Indexed); in genAlternativeCodeSequence()
5658 FMAInstKind::Indexed); in genAlternativeCodeSequence()
5665 FMAInstKind::Indexed); in genAlternativeCodeSequence()
5677 FMAInstKind::Indexed); in genAlternativeCodeSequence()
[all …]
H A DSVEInstrFormats.td1902 // SVE Floating Point Multiply-Add - Indexed Group
1957 // SVE Floating Point Multiply - Indexed Group
2046 // SVE Floating Point Complex Multiply-Add - Indexed Group
2219 // SVE2 Floating Point Widening Multiply-Add - Indexed Group
2748 // SVE2 Integer Multiply-Add - Indexed Group
2798 // SVE2 Integer Multiply-Add Long - Indexed Group
2857 // SVE Integer Dot Product Group - Indexed Group
2955 // SVE2 Complex Integer Dot Product - Indexed Group
3003 // SVE2 Complex Multiply-Add - Indexed Group
3075 // SVE2 Integer Multiply - Indexed Group
[all …]
/netbsd-src/external/bsd/file/dist/magic/magdir/
H A Dgimp38 >22 belong 2 Indexed Color
H A Dmap299 # POIs,Indexed POIs,Polylines or Polygons or first map level
/netbsd-src/external/gpl3/binutils/dist/gas/doc/
H A Dc-s12z.texi175 @item Constant Offset Indexed
186 @item Offset Indexed Indirect
H A Dc-m68hc11.texi206 @item Constant Offset Indexed Addressing Mode
217 @item Offset Indexed Indirect
H A Dc-z8k.texi125 Indexed: the 16 or 24 bit address is added to the 16 bit register to produce
/netbsd-src/external/gpl3/binutils.old/dist/gas/doc/
H A Dc-s12z.texi175 @item Constant Offset Indexed
186 @item Offset Indexed Indirect
H A Dc-m68hc11.texi206 @item Constant Offset Indexed Addressing Mode
217 @item Offset Indexed Indirect
H A Dc-z8k.texi125 Indexed: the 16 or 24 bit address is added to the 16 bit register to produce
/netbsd-src/external/gpl3/gcc/dist/gcc/config/mips/
H A Dsb1.md161 ;; Indexed loads can only execute on LS1 pipe.
195 ;; Indexed stores can only execute on LS1 pipe.
/netbsd-src/external/gpl3/gcc.old/dist/gcc/config/mips/
H A Dsb1.md161 ;; Indexed loads can only execute on LS1 pipe.
195 ;; Indexed stores can only execute on LS1 pipe.
/netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/SelectionDAG/
H A DSelectionDAG.cpp7313 bool Indexed = AM != ISD::UNINDEXED; in getLoad() local
7314 assert((Indexed || Offset.isUndef()) && "Unindexed load with an offset!"); in getLoad()
7316 SDVTList VTs = Indexed ? in getLoad()
7542 bool Indexed = AM != ISD::UNINDEXED; in getMaskedLoad() local
7543 assert((Indexed || Offset.isUndef()) && in getMaskedLoad()
7545 SDVTList VTs = Indexed ? getVTList(VT, Base.getValueType(), MVT::Other) in getMaskedLoad()
7589 bool Indexed = AM != ISD::UNINDEXED; in getMaskedStore() local
7590 assert((Indexed || Offset.isUndef()) && in getMaskedStore()
7592 SDVTList VTs = Indexed ? getVTList(Base.getValueType(), MVT::Other) in getMaskedStore()
/netbsd-src/external/gpl3/gcc.old/dist/gcc/config/rs6000/
H A Dvsx.md5202 ;; Vector Extract Unsigned Byte Left-Indexed
5213 ;; Vector Extract Unsigned Byte Right-Indexed
5224 ;; Vector Extract Unsigned Half Word Left-Indexed
5235 ;; Vector Extract Unsigned Half Word Right-Indexed
5246 ;; Vector Extract Unsigned Word Left-Indexed
5257 ;; Vector Extract Unsigned Word Right-Indexed
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/RISCV/
H A DRISCVInstrInfoV.td491 // Vector Indexed Instructions
1084 // Vector Indexed Instructions
/netbsd-src/external/gpl3/gcc/dist/gcc/config/rs6000/
H A Dvsx.md5776 ;; Vector Extract Unsigned Byte Left-Indexed
5787 ;; Vector Extract Unsigned Byte Right-Indexed
5798 ;; Vector Extract Unsigned Half Word Left-Indexed
5809 ;; Vector Extract Unsigned Half Word Right-Indexed
5820 ;; Vector Extract Unsigned Word Left-Indexed
5831 ;; Vector Extract Unsigned Word Right-Indexed
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/ARC/
H A DARCInstrFormats.td620 // Indexed Jump or Execute.
/netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/ProfileData/
H A DInstrProfData.inc649 /* Indexed profile format version (start from 1). */
/netbsd-src/crypto/external/bsd/openssl/dist/doc/internal/man7/
H A Dbuild.info.pod432 =head2 Indexed statements

1234