Searched refs:Hi2 (Results 1 – 4 of 4) sorted by relevance
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Mips/ |
| H A D | MipsSEISelDAGToDAG.cpp | 752 SDValue Hi2 = Node->getOperand(3); in trySelect() local 755 SDValue ops[] = {cond, Hi1, Lo1, Hi2, Lo2}; in trySelect()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUInstructionSelector.cpp | 356 MachineOperand Hi2(getSubOperand64(I.getOperand(2), HalfRC, AMDGPU::sub1)); in selectG_ADD_SUB() local 367 .add(Hi2); in selectG_ADD_SUB() 379 .add(Hi2) in selectG_ADD_SUB()
|
| H A D | SIISelLowering.cpp | 4461 SDValue Lo2, Hi2; in splitTernaryVectorOp() local 4462 std::tie(Lo2, Hi2) = DAG.SplitVectorOperand(Op.getNode(), 2); in splitTernaryVectorOp() 4468 SDValue OpHi = DAG.getNode(Opc, SL, Hi0.getValueType(), Hi0, Hi1, Hi2, in splitTernaryVectorOp()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/PowerPC/ |
| H A D | PPCInstrInfo.td | 5264 dag Hi2 = (ORI (LIS 0xCCCC), 0xCCCC); 5286 (AND Shift2.Left, MaskValues.Hi2)); 5332 dag Hi2 = (i64 (INSERT_SUBREG (i64 (IMPLICIT_DEF)), MaskValues.Hi2, sub_32)); 5341 dag Hi2 = (ORI8 (ORIS8 (RLDICR MaskValues64.Hi2, 32, 31), 0xCCCC), 0xCCCC); 5350 (AND8 (RLDICR Swap1, 2, 61), DWMaskValues.Hi2));
|