| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/GISel/ |
| H A D | AArch64CallLowering.cpp | 230 int FPDiff = 0) in OutgoingArgHandler()
232 FPDiff(FPDiff), in OutgoingArgHandler()
245 Offset += FPDiff; in getStackAddress()
325 int FPDiff; member
938 int FPDiff = 0; in lowerTailCall() local
964 FPDiff = NumReusableBytes - NumBytes; in lowerTailCall()
968 if (FPDiff < 0 && FuncInfo->getTailCallReservedStack() < (unsigned)-FPDiff) in lowerTailCall()
969 FuncInfo->setTailCallReservedStack(-FPDiff); in lowerTailCall()
976 assert(FPDiff % 16 == 0 && "unaligned stack on tail call"); in lowerTailCall()
986 /*IsTailCall*/ true, FPDiff); in lowerTailCall()
[all …]
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUCallLowering.cpp | 170 int FPDiff; member
179 bool IsTailCall = false, int FPDiff = 0) in AMDGPUOutgoingArgHandler()
180 : AMDGPUOutgoingValueHandler(MIRBuilder, MRI, MIB), FPDiff(FPDiff), in AMDGPUOutgoingArgHandler()
191 Offset += FPDiff; in getStackAddress()
1144 int FPDiff = 0; in lowerTailCall() local
1170 FPDiff = NumReusableBytes - NumBytes; in lowerTailCall()
1177 assert(isAligned(ST.getStackAlignment(), FPDiff) && in lowerTailCall()
1202 AMDGPUOutgoingArgHandler Handler(MIRBuilder, MRI, MIB, true, FPDiff); in lowerTailCall()
1211 MIB->getOperand(1).setImm(FPDiff); in lowerTailCall()
|
| H A D | SIISelLowering.cpp | 3036 int32_t FPDiff = 0; in LowerCall() local
3111 Offset = Offset + FPDiff; in LowerCall()
3213 Ops.push_back(DAG.getTargetConstant(FPDiff, DL, MVT::i32)); in LowerCall()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/M68k/ |
| H A D | M68kISelLowering.h | 183 SDValue Chain, bool IsTailCall, int FPDiff,
190 EVT PtrVT, unsigned SlotSize, int FPDiff,
|
| H A D | M68kISelLowering.cpp | 348 bool IsTailCall, int FPDiff, in EmitTailCallLoadRetAddr() argument
360 EVT PtrVT, unsigned SlotSize, int FPDiff, const SDLoc &DL) const { in EmitTailCallStoreRetAddr() argument
361 if (!FPDiff) in EmitTailCallStoreRetAddr()
366 SlotSize, (int64_t)FPDiff - SlotSize, false); in EmitTailCallStoreRetAddr()
539 int FPDiff = 0; in LowerCall() local
544 FPDiff = NumBytesCallerPushed - NumBytes; in LowerCall()
548 if (FPDiff < MFI->getTCReturnAddrDelta()) in LowerCall()
549 MFI->setTCReturnAddrDelta(FPDiff); in LowerCall()
574 if (IsTailCall && FPDiff) in LowerCall()
575 Chain = EmitTailCallLoadRetAddr(DAG, RetFI, Chain, IsTailCall, FPDiff, DL); in LowerCall()
[all …]
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/ |
| H A D | X86RegisterInfo.cpp | 260 unsigned FPDiff = TFI->hasFP(MF) ? 1 : 0; in getRegPressureLimit() local
265 return 4 - FPDiff; in getRegPressureLimit()
267 return 12 - FPDiff; in getRegPressureLimit()
|
| H A D | X86ISelLowering.h | 1487 bool Is64Bit, int FPDiff,
|
| H A D | X86ISelLowering.cpp | 3870 bool Is64Bit, int FPDiff, const SDLoc &dl) const { in EmitTailCallLoadRetAddr() argument
3885 int FPDiff, const SDLoc &dl) { in EmitTailCallStoreRetAddr() argument
3887 if (!FPDiff) return Chain; in EmitTailCallStoreRetAddr()
3890 MF.getFrameInfo().CreateFixedObject(SlotSize, (int64_t)FPDiff - SlotSize, in EmitTailCallStoreRetAddr()
4007 int FPDiff = 0; in LowerCall() local
4012 FPDiff = NumBytesCallerPushed - NumBytes; in LowerCall()
4016 if (FPDiff < X86Info->getTCReturnAddrDelta()) in LowerCall()
4017 X86Info->setTCReturnAddrDelta(FPDiff); in LowerCall()
4057 if (isTailCall && FPDiff) in LowerCall()
4059 Is64Bit, FPDiff, dl); in LowerCall()
[all …]
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/ |
| H A D | AArch64InstrInfo.td | 7851 def TCRETURNdi : Pseudo<(outs), (ins i64imm:$dst, i32imm:$FPDiff), []>,
7853 def TCRETURNri : Pseudo<(outs), (ins tcGPR64:$dst, i32imm:$FPDiff), []>,
7859 def TCRETURNriALL : Pseudo<(outs), (ins GPR64:$dst, i32imm:$FPDiff), []>,
7863 def TCRETURNriBTI : Pseudo<(outs), (ins rtcGPR64:$dst, i32imm:$FPDiff), []>,
7867 def : Pat<(AArch64tcret tcGPR64:$dst, (i32 timm:$FPDiff)),
7868 (TCRETURNri tcGPR64:$dst, imm:$FPDiff)>,
7870 def : Pat<(AArch64tcret rtcGPR64:$dst, (i32 timm:$FPDiff)),
7871 (TCRETURNriBTI rtcGPR64:$dst, imm:$FPDiff)>,
7873 def : Pat<(AArch64tcret tglobaladdr:$dst, (i32 timm:$FPDiff)),
7874 (TCRETURNdi texternalsym:$dst, imm:$FPDiff)>;
[all …]
|
| H A D | AArch64ISelLowering.cpp | 5592 int FPDiff = 0; in LowerCall() local
5604 FPDiff = NumReusableBytes - NumBytes; in LowerCall()
5608 if (FPDiff < 0 && FuncInfo->getTailCallReservedStack() < (unsigned)-FPDiff) in LowerCall()
5609 FuncInfo->setTailCallReservedStack(-FPDiff); in LowerCall()
5616 assert(FPDiff % 16 == 0 && "unaligned stack on tail call"); in LowerCall()
5793 Offset = Offset + FPDiff; in LowerCall()
5892 Ops.push_back(DAG.getTargetConstant(FPDiff, DL, MVT::i32)); in LowerCall()
|