Searched refs:FGETSIGN (Results 1 – 8 of 8) sorted by relevance
| /netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/ |
| H A D | ISDOpcodes.h | 474 FGETSIGN, enumerator
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | SelectionDAGDumper.cpp | 266 case ISD::FGETSIGN: return "fgetsign"; in getOperationName()
|
| H A D | TargetLowering.cpp | 2124 bool OpVTLegal = isOperationLegalOrCustom(ISD::FGETSIGN, VT); in SimplifyDemandedBits()
2125 bool i32Legal = isOperationLegalOrCustom(ISD::FGETSIGN, MVT::i32); in SimplifyDemandedBits()
2132 SDValue Sign = TLO.DAG.getNode(ISD::FGETSIGN, dl, Ty, Src); in SimplifyDemandedBits()
|
| H A D | SelectionDAG.cpp | 3316 case ISD::FGETSIGN: in computeKnownBits()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/ |
| H A D | TargetLoweringBase.cpp | 740 setOperationAction(ISD::FGETSIGN, VT, Expand); in initActions()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/Target/ |
| H A D | TargetSelectionDAG.td | 474 def fgetsign : SDNode<"ISD::FGETSIGN" , SDTFPToIntOp>;
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 587 setOperationAction(ISD::FGETSIGN, MVT::i64, Custom); in X86TargetLowering()
588 setOperationAction(ISD::FGETSIGN, MVT::i32, Custom); in X86TargetLowering()
30322 case ISD::FGETSIGN: return LowerFGETSIGN(Op, DAG); in LowerOperation()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.cpp | 1017 setOperationAction(ISD::FGETSIGN, MVT::f64, Expand); in ARMTargetLowering()
|