Searched refs:ExecReg (Results 1 – 6 of 6) sorted by relevance
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/ |
| H A D | SIOptimizeExecMaskingPreRA.cpp | 40 MCRegister ExecReg; member in __anonb4c9c4b40111::SIOptimizeExecMaskingPreRA
141 if (CmpReg == Register(ExecReg)) { in optimizeVcndVcmpPair()
145 } else if (And->getOperand(2).getReg() != Register(ExecReg)) { in optimizeVcndVcmpPair()
192 .addReg(ExecReg) in optimizeVcndVcmpPair()
260 if (XorTermMI.getOperand(1).getReg() != Register(ExecReg)) in optimizeElseBranch()
271 I->getOperand(1).getReg() == Register(ExecReg)) in optimizeElseBranch()
284 for (MCRegUnitIterator UI(ExecReg, TRI); UI.isValid(); ++UI) { in optimizeElseBranch()
321 ExecReg = MCRegister::from(Wave32 ? AMDGPU::EXEC_LO : AMDGPU::EXEC); in runOnMachineFunction()
415 if (!(I->isFullCopy() && I->getOperand(1).getReg() == Register(ExecReg))) in runOnMachineFunction()
429 MRI->replaceRegWith(SavedExec, ExecReg); in runOnMachineFunction()
|
| H A D | SIPreEmitPeephole.cpp | 82 const unsigned ExecReg = IsWave32 ? AMDGPU::EXEC_LO : AMDGPU::EXEC; in optimizeVccBranch() local
94 if (A->modifiesRegister(ExecReg, TRI)) in optimizeVccBranch()
109 if (Op1.getReg() != ExecReg && Op2.isReg() && Op2.getReg() == ExecReg) { in optimizeVccBranch()
113 if (Op1.getReg() != ExecReg) in optimizeVccBranch()
160 .addReg(ExecReg); in optimizeVccBranch()
168 if (SReg == ExecReg) { in optimizeVccBranch()
|
| H A D | SILowerI1Copies.cpp | 55 unsigned ExecReg; member in __anond5a978c00111::SILowerI1Copies
459 ExecReg = AMDGPU::EXEC_LO; in runOnMachineFunction()
467 ExecReg = AMDGPU::EXEC; in runOnMachineFunction()
820 BuildMI(MBB, I, DL, TII->get(AMDGPU::COPY), DstReg).addReg(ExecReg); in buildMergeLaneMasks()
823 .addReg(ExecReg) in buildMergeLaneMasks()
838 .addReg(ExecReg); in buildMergeLaneMasks()
849 .addReg(ExecReg); in buildMergeLaneMasks()
862 .addReg(ExecReg); in buildMergeLaneMasks()
866 .addReg(CurMaskedReg ? CurMaskedReg : ExecReg); in buildMergeLaneMasks()
|
| H A D | SILateBranchLowering.cpp | 39 Register ExecReg; member in __anon75725cd50111::SILateBranchLowering
125 ExecReg = ST.isWave32() ? AMDGPU::EXEC_LO : AMDGPU::EXEC; in runOnMachineFunction()
169 ExecReg) in runOnMachineFunction()
|
| H A D | SIRegisterInfo.cpp | 106 Register ExecReg; member
123 ExecReg = AMDGPU::EXEC_LO; in SGPRSpillBuilder()
127 ExecReg = AMDGPU::EXEC; in SGPRSpillBuilder()
192 BuildMI(MBB, MI, DL, TII.get(MovOpc), SavedExecReg).addReg(ExecReg); in prepare()
193 auto I = BuildMI(MBB, MI, DL, TII.get(MovOpc), ExecReg).addImm(VGPRLanes); in prepare()
204 auto I = BuildMI(MBB, MI, DL, TII.get(NotOpc), ExecReg).addReg(ExecReg); in prepare()
227 auto I = BuildMI(MBB, MI, DL, TII.get(MovOpc), ExecReg) in restore()
238 auto I = BuildMI(MBB, MI, DL, TII.get(NotOpc), ExecReg).addReg(ExecReg); in restore()
264 BuildMI(MBB, MI, DL, TII.get(NotOpc), ExecReg).addReg(ExecReg); in readWriteTmpVGPR()
266 BuildMI(MBB, MI, DL, TII.get(NotOpc), ExecReg).addReg(ExecReg); in readWriteTmpVGPR()
|
| H A D | AMDGPURegisterBankInfo.cpp | 729 const unsigned ExecReg = Subtarget.isWave32() ? in executeInWaterfallLoop() local
1011 .addDef(ExecReg) in executeInWaterfallLoop()
1012 .addReg(ExecReg) in executeInWaterfallLoop()
1024 .addReg(ExecReg); in executeInWaterfallLoop()
1029 .addDef(ExecReg) in executeInWaterfallLoop()
|