Home
last modified time | relevance | path

Searched refs:DestSub0 (Results 1 – 3 of 3) sorted by relevance

/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/
H A DSILoadStoreOptimizer.cpp1698 Register DestSub0 = MRI->createVirtualRegister(&AMDGPU::VGPR_32RegClass); in computeBase() local
1701 BuildMI(*MBB, MBBI, DL, TII->get(AMDGPU::V_ADD_CO_U32_e64), DestSub0) in computeBase()
1722 .addReg(DestSub0) in computeBase()
H A DSIInstrInfo.cpp6349 Register DestSub0 = MRI.createVirtualRegister(NewDestSubRC); in splitScalar64BitUnaryOp() local
6350 MachineInstr &LoHalf = *BuildMI(MBB, MII, DL, InstDesc, DestSub0).add(SrcReg0Sub0); in splitScalar64BitUnaryOp()
6359 std::swap(DestSub0, DestSub1); in splitScalar64BitUnaryOp()
6363 .addReg(DestSub0) in splitScalar64BitUnaryOp()
6390 Register DestSub0 = MRI.createVirtualRegister(&AMDGPU::VGPR_32RegClass); in splitScalar64BitAddSub() local
6420 BuildMI(MBB, MII, DL, get(LoOpc), DestSub0) in splitScalar64BitAddSub()
6436 .addReg(DestSub0) in splitScalar64BitAddSub()
6490 Register DestSub0 = MRI.createVirtualRegister(NewDestSubRC); in splitScalar64BitBinaryOp() local
6491 MachineInstr &LoHalf = *BuildMI(MBB, MII, DL, InstDesc, DestSub0) in splitScalar64BitBinaryOp()
6502 .addReg(DestSub0) in splitScalar64BitBinaryOp()
H A DSIISelLowering.cpp3917 Register DestSub0 = MRI.createVirtualRegister(&AMDGPU::SReg_32RegClass); in EmitInstrWithCustomInserter() local
3934 BuildMI(*BB, MI, DL, TII->get(LoOpc), DestSub0).add(Src0Sub0).add(Src1Sub0); in EmitInstrWithCustomInserter()
3937 .addReg(DestSub0) in EmitInstrWithCustomInserter()
3955 Register DestSub0 = MRI.createVirtualRegister(&AMDGPU::VGPR_32RegClass); in EmitInstrWithCustomInserter() local
3988 MachineInstr *LoHalf = BuildMI(*BB, MI, DL, TII->get(LoOpc), DestSub0) in EmitInstrWithCustomInserter()
4004 .addReg(DestSub0) in EmitInstrWithCustomInserter()