Searched refs:AssignedReg (Results 1 – 7 of 7) sorted by relevance
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/GlobalISel/ |
| H A D | InlineAsmLowering.cpp | 99 Register AssignedReg; in getRegistersForValue() local
101 std::tie(AssignedReg, RC) = TLI.getRegForInlineAsmConstraint( in getRegistersForValue()
127 if (AssignedReg) { in getRegistersForValue()
128 for (; *I != AssignedReg; ++I) in getRegistersForValue()
136 Register R = AssignedReg ? Register(*I) : RegInfo.createVirtualRegister(RC); in getRegistersForValue()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/PowerPC/ |
| H A D | PPCFastISel.cpp | 607 unsigned AssignedReg = FuncInfo.ValueMap[I]; in SelectLoad() local
609 AssignedReg ? MRI.getRegClass(AssignedReg) : nullptr; in SelectLoad()
1172 unsigned AssignedReg = FuncInfo.ValueMap[I]; in PPCMoveToIntReg() local
1174 AssignedReg ? MRI.getRegClass(AssignedReg) : nullptr; in PPCMoveToIntReg()
1278 unsigned AssignedReg = FuncInfo.ValueMap[I]; in SelectBinaryIntOp() local
1280 (AssignedReg ? MRI.getRegClass(AssignedReg) : in SelectBinaryIntOp()
1923 unsigned AssignedReg = FuncInfo.ValueMap[I]; in SelectIntExt() local
1925 (AssignedReg ? MRI.getRegClass(AssignedReg) : in SelectIntExt()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUTargetTransformInfo.cpp | 935 Register AssignedReg; in isInlineAsmSourceOfDivergence() local
937 std::tie(AssignedReg, RC) = TLI->getRegForInlineAsmConstraint( in isInlineAsmSourceOfDivergence()
939 if (AssignedReg) { in isInlineAsmSourceOfDivergence()
942 RC = TRI->getPhysRegClass(AssignedReg); in isInlineAsmSourceOfDivergence()
|
| H A D | SIISelLowering.cpp | 12261 unsigned AssignedReg; in requiresUniformRegister() local
12263 std::tie(AssignedReg, RC) = getRegForInlineAsmConstraint( in requiresUniformRegister()
12267 if (AssignedReg != 0 && SIRI->isSGPRReg(MRI, AssignedReg)) in requiresUniformRegister()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/ |
| H A D | RegAllocFast.cpp | 276 MCPhysReg AssignedReg, bool Kill, bool LiveOut);
405 MCPhysReg AssignedReg, bool Kill, bool LiveOut) { in spill() argument
407 << " in " << printReg(AssignedReg, TRI)); in spill()
412 TII->storeRegToStackSlot(*MBB, Before, AssignedReg, Kill, FI, &RC, TRI); in spill()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | FastISel.cpp | 371 Register &AssignedReg = FuncInfo.ValueMap[I]; in updateValueMap() local
372 if (!AssignedReg) in updateValueMap()
374 AssignedReg = Reg; in updateValueMap()
375 else if (Reg != AssignedReg) { in updateValueMap()
378 FuncInfo.RegFixups[AssignedReg + i] = Reg + i; in updateValueMap()
382 AssignedReg = Reg; in updateValueMap()
|
| H A D | SelectionDAGBuilder.cpp | 8221 unsigned AssignedReg; in GetRegistersForValue() local
8223 std::tie(AssignedReg, RC) = TLI.getRegForInlineAsmConstraint( in GetRegistersForValue()
8294 if (AssignedReg) { in GetRegistersForValue()
8295 for (; *I != AssignedReg; ++I) in GetRegistersForValue()
8301 Register R = AssignedReg ? Register(*I) : RegInfo.createVirtualRegister(RC); in GetRegistersForValue()
|