Home
last modified time | relevance | path

Searched refs:ArgInfo (Results 1 – 25 of 35) sorted by relevance

12

/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/
H A DSIMachineFunctionInfo.cpp67 ArgInfo = AMDGPUArgumentUsageInfo::FixedABIFunctionInfo; in SIMachineFunctionInfo()
78 ArgInfo.PrivateSegmentBuffer = in SIMachineFunctionInfo()
133 ArgInfo.PrivateSegmentWaveByteOffset = in SIMachineFunctionInfo()
200 ArgInfo.PrivateSegmentBuffer = in addPrivateSegmentBuffer()
204 return ArgInfo.PrivateSegmentBuffer.getRegister(); in addPrivateSegmentBuffer()
208 ArgInfo.DispatchPtr = ArgDescriptor::createRegister(TRI.getMatchingSuperReg( in addDispatchPtr()
211 return ArgInfo.DispatchPtr.getRegister(); in addDispatchPtr()
215 ArgInfo.QueuePtr = ArgDescriptor::createRegister(TRI.getMatchingSuperReg( in addQueuePtr()
218 return ArgInfo.QueuePtr.getRegister(); in addQueuePtr()
222 ArgInfo.KernargSegmentPtr in addKernargSegmentPtr()
[all …]
H A DSIMachineFunctionInfo.h290 Optional<SIArgumentInfo> ArgInfo;
322 YamlIO.mapOptional("argumentInfo", MFI.ArgInfo);
353 AMDGPUFunctionArgInfo ArgInfo;
580 ArgInfo.WorkGroupIDX = ArgDescriptor::createRegister(getNextSystemSGPR());
582 return ArgInfo.WorkGroupIDX.getRegister();
586 ArgInfo.WorkGroupIDY = ArgDescriptor::createRegister(getNextSystemSGPR());
588 return ArgInfo.WorkGroupIDY.getRegister();
592 ArgInfo.WorkGroupIDZ = ArgDescriptor::createRegister(getNextSystemSGPR());
594 return ArgInfo.WorkGroupIDZ.getRegister();
598 ArgInfo.WorkGroupInfo = ArgDescriptor::createRegister(getNextSystemSGPR());
[all …]
H A DAMDGPUTargetMachine.cpp1334 if (YamlMFI.ArgInfo && in parseMachineFunctionInfo()
1335 (parseAndCheckArgument(YamlMFI.ArgInfo->PrivateSegmentBuffer, in parseMachineFunctionInfo()
1337 MFI->ArgInfo.PrivateSegmentBuffer, 4, 0) || in parseMachineFunctionInfo()
1338 parseAndCheckArgument(YamlMFI.ArgInfo->DispatchPtr, in parseMachineFunctionInfo()
1339 AMDGPU::SReg_64RegClass, MFI->ArgInfo.DispatchPtr, in parseMachineFunctionInfo()
1341 parseAndCheckArgument(YamlMFI.ArgInfo->QueuePtr, AMDGPU::SReg_64RegClass, in parseMachineFunctionInfo()
1342 MFI->ArgInfo.QueuePtr, 2, 0) || in parseMachineFunctionInfo()
1343 parseAndCheckArgument(YamlMFI.ArgInfo->KernargSegmentPtr, in parseMachineFunctionInfo()
1345 MFI->ArgInfo.KernargSegmentPtr, 2, 0) || in parseMachineFunctionInfo()
1346 parseAndCheckArgument(YamlMFI.ArgInfo->DispatchID, in parseMachineFunctionInfo()
[all …]
H A DAMDGPUCallLowering.h62 SmallVectorImpl<ArgInfo> &InArgs) const;
66 SmallVectorImpl<ArgInfo> &OutArgs) const;
72 SmallVectorImpl<ArgInfo> &InArgs,
73 SmallVectorImpl<ArgInfo> &OutArgs) const;
81 SmallVectorImpl<ArgInfo> &OutArgs) const;
H A DAMDGPUCallLowering.cpp229 void assignValueToAddress(const CallLowering::ArgInfo &Arg, in assignValueToAddress()
303 SmallVector<ArgInfo, 8> SplitRetInfos; in lowerReturnVal()
308 ArgInfo RetInfo(Reg, VT.getTypeForEVT(Ctx)); in lowerReturnVal()
607 SmallVector<ArgInfo, 32> SplitArgs; in lowerFormalArguments()
652 ArgInfo OrigArg(VRegs[Idx], Arg); in lowerFormalArguments()
931 SmallVectorImpl<ArgInfo> &InArgs) const { in doCallerAndCalleePassArgsTheSameWay()
973 SmallVectorImpl<ArgInfo> &OutArgs) const { in areCalleeOutgoingArgsTailCallable()
1030 SmallVectorImpl<ArgInfo> &InArgs, SmallVectorImpl<ArgInfo> &OutArgs) const { in isEligibleForTailCallOptimization()
1104 SmallVectorImpl<ArgInfo> &OutArgs) const { in lowerTailCall()
1268 SmallVector<ArgInfo, 8> OutArgs; in lowerCall()
[all …]
H A DAMDGPUArgumentUsageInfo.h179 void setFuncArgInfo(const Function &F, const AMDGPUFunctionArgInfo &ArgInfo) { in setFuncArgInfo() argument
180 ArgInfoMap[&F] = ArgInfo; in setFuncArgInfo()
/netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/GlobalISel/
H A DCallLowering.h61 struct ArgInfo : public BaseArgInfo { struct
74 ArgInfo(ArrayRef<Register> Regs, Type *Ty, argument
87 ArgInfo(ArrayRef<Register> Regs, const Value &OrigValue,
90 : ArgInfo(Regs, OrigValue.getType(), Flags, IsFixed, &OrigValue) {}
92 ArgInfo() : BaseArgInfo() {} in ArgInfo() argument
104 ArgInfo OrigRet;
107 SmallVector<ArgInfo, 32> OrigArgs;
173 CCValAssign::LocInfo LocInfo, const ArgInfo &Info, in assignArg()
267 virtual void assignValueToAddress(const ArgInfo &Arg, unsigned ValRegIndex, in assignValueToAddress()
278 virtual unsigned assignCustomValue(const ArgInfo &Arg, in assignCustomValue()
[all …]
H A DLegalizerHelper.h401 const CallLowering::ArgInfo &Result,
402 ArrayRef<CallLowering::ArgInfo> Args, CallingConv::ID CC);
407 const CallLowering::ArgInfo &Result,
408 ArrayRef<CallLowering::ArgInfo> Args);
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/GISel/
H A DAArch64CallLowering.h53 SmallVectorImpl<ArgInfo> &InArgs,
54 SmallVectorImpl<ArgInfo> &OutArgs) const;
68 SmallVectorImpl<ArgInfo> &OutArgs) const;
73 SmallVectorImpl<ArgInfo> &InArgs) const;
77 SmallVectorImpl<ArgInfo> &OutArgs) const;
H A DAArch64CallLowering.cpp85 const CallLowering::ArgInfo &Info, ISD::ArgFlagsTy Flags, in assignArg()
111 const CallLowering::ArgInfo &Info, ISD::ArgFlagsTy Flags, in assignArg()
287 void assignValueToAddress(const CallLowering::ArgInfo &Arg, unsigned RegIndex, in assignValueToAddress()
365 SmallVector<ArgInfo, 8> SplitArgs; in lowerReturn()
375 ArgInfo CurArgInfo = ArgInfo{CurVReg, SplitEVTs[i].getTypeForEVT(Ctx)}; in lowerReturn()
532 SmallVector<ArgInfo, 8> SplitArgs; in lowerFormalArguments()
538 ArgInfo OrigArg{VRegs[i], Arg}; in lowerFormalArguments()
641 SmallVectorImpl<ArgInfo> &InArgs) const { in doCallerAndCalleePassArgsTheSameWay()
684 SmallVectorImpl<ArgInfo> &OutArgs) const { in areCalleeOutgoingArgsTailCallable()
748 SmallVectorImpl<ArgInfo> &InArgs, in isEligibleForTailCallOptimization()
[all …]
/netbsd-src/external/apache2/llvm/dist/clang/include/clang/CodeGen/
H A DCGFunctionInfo.h550 typedef CGFunctionInfoArgInfo ArgInfo; typedef
599 ArgInfo *getArgsBuffer() { in getArgsBuffer()
600 return getTrailingObjects<ArgInfo>(); in getArgsBuffer()
602 const ArgInfo *getArgsBuffer() const { in getArgsBuffer()
603 return getTrailingObjects<ArgInfo>(); in getArgsBuffer()
629 size_t numTrailingObjects(OverloadToken<ArgInfo>) const { in numTrailingObjects() argument
636 typedef const ArgInfo *const_arg_iterator;
637 typedef ArgInfo *arg_iterator;
639 MutableArrayRef<ArgInfo> arguments() { in arguments()
640 return MutableArrayRef<ArgInfo>(arg_begin(), NumArgs); in arguments()
[all …]
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Mips/
H A DMipsCallLowering.h35 ArrayRef<CallLowering::ArgInfo> Args);
82 void subTargetRegTypeForCallingConv(const Function &F, ArrayRef<ArgInfo> Args,
88 void splitToValueTypes(const DataLayout &DL, const ArgInfo &OrigArg,
90 SmallVectorImpl<ArgInfo> &SplitArgs,
H A DMipsCallLowering.cpp56 ArrayRef<CCValAssign> ArgLocs, ArrayRef<CallLowering::ArgInfo> Args) { in handle()
392 SmallVector<ArgInfo, 8> RetInfos; in lowerReturn()
395 ArgInfo ArgRetInfo(VRegs, Val->getType()); in lowerReturn()
435 SmallVector<ArgInfo, 8> ArgInfos; in lowerFormalArguments()
439 ArgInfo AInfo(VRegs[i], Arg.getType()); in lowerFormalArguments()
552 SmallVector<ArgInfo, 8> ArgInfos; in lowerCall()
639 const Function &F, ArrayRef<ArgInfo> Args, in subTargetRegTypeForCallingConv()
670 const DataLayout &DL, const ArgInfo &OrigArg, unsigned OriginalIndex, in splitToValueTypes()
671 SmallVectorImpl<ArgInfo> &SplitArgs, in splitToValueTypes()
682 ArgInfo Info = ArgInfo{OrigArg.Regs[i], SplitEVTs[i].getTypeForEVT(Ctx)}; in splitToValueTypes()
/netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/GlobalISel/
H A DCallLowering.cpp117 ArgInfo OrigArg{ArgRegs[i], *Arg.get(), getAttributesForArgIdx(CB, i), in lowerCall()
138 Info.OrigRet = ArgInfo{ResRegs, RetTy, ISD::ArgFlagsTy{}}; in lowerCall()
152 void CallLowering::setArgFlags(CallLowering::ArgInfo &Arg, unsigned OpIdx, in setArgFlags()
192 CallLowering::setArgFlags<Function>(CallLowering::ArgInfo &Arg, unsigned OpIdx,
197 CallLowering::setArgFlags<CallBase>(CallLowering::ArgInfo &Arg, unsigned OpIdx,
201 void CallLowering::splitToValueTypes(const ArgInfo &OrigArg, in splitToValueTypes()
202 SmallVectorImpl<ArgInfo> &SplitArgs, in splitToValueTypes()
514 SmallVectorImpl<ArgInfo> &Args, MachineIRBuilder &MIRBuilder, in determineAndHandleAssignments()
537 SmallVectorImpl<ArgInfo> &Args, in determineAssignments()
608 SmallVectorImpl<ArgInfo> &Args, in handleAssignments()
[all …]
/netbsd-src/external/apache2/llvm/dist/llvm/lib/IR/
H A DFunction.cpp1047 unsigned ArgInfo = (NextElt == Infos.size() ? 0 : Infos[NextElt++]); in DecodeIITType() local
1048 OutputTable.push_back(IITDescriptor::get(IITDescriptor::Argument, ArgInfo)); in DecodeIITType()
1052 unsigned ArgInfo = (NextElt == Infos.size() ? 0 : Infos[NextElt++]); in DecodeIITType() local
1054 ArgInfo)); in DecodeIITType()
1058 unsigned ArgInfo = (NextElt == Infos.size() ? 0 : Infos[NextElt++]); in DecodeIITType() local
1060 ArgInfo)); in DecodeIITType()
1064 unsigned ArgInfo = (NextElt == Infos.size() ? 0 : Infos[NextElt++]); in DecodeIITType() local
1066 ArgInfo)); in DecodeIITType()
1070 unsigned ArgInfo = (NextElt == Infos.size() ? 0 : Infos[NextElt++]); in DecodeIITType() local
1072 ArgInfo)); in DecodeIITType()
[all …]
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/
H A DX86CallLowering.cpp69 const CallLowering::ArgInfo &Info, ISD::ArgFlagsTy Flags, in assignArg()
146 ArgInfo OrigRetInfo(VRegs, Val->getType()); in lowerReturn()
149 SmallVector<ArgInfo, 4> SplitRetInfos; in lowerReturn()
253 SmallVector<ArgInfo, 8> SplitArgs; in lowerFormalArguments()
265 ArgInfo OrigArg(VRegs[Idx], Arg.getType()); in lowerFormalArguments()
316 SmallVector<ArgInfo, 8> SplitArgs; in lowerCall()
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/ARM/
H A DARMCallLowering.cpp136 unsigned assignCustomValue(const CallLowering::ArgInfo &Arg, in assignCustomValue()
193 ArgInfo OrigRetInfo(VRegs, Val->getType()); in lowerReturnVal()
196 SmallVector<ArgInfo, 4> SplitRetInfos; in lowerReturnVal()
307 unsigned assignCustomValue(const ARMCallLowering::ArgInfo &Arg, in assignCustomValue()
395 SmallVector<ArgInfo, 8> SplitArgInfos; in lowerFormalArguments()
398 ArgInfo OrigArgInfo(VRegs[Idx], Arg.getType()); in lowerFormalArguments()
491 SmallVector<ArgInfo, 8> ArgInfos; in lowerCall()
/netbsd-src/external/apache2/llvm/dist/clang/lib/CodeGen/
H A DCGCall.cpp812 operator new(totalSizeToAlloc<ArgInfo, ExtParameterInfo>( in create()
1415 SmallVector<IRArgs, 8> ArgInfo; member in __anon6af8234f0511::ClangToLLVMArgMapping
1421 ArgInfo(OnlyRequiredArgs ? FI.getNumRequiredArgs() : FI.arg_size()) { in ClangToLLVMArgMapping()
1440 assert(ArgNo < ArgInfo.size()); in hasPaddingArg()
1441 return ArgInfo[ArgNo].PaddingArgIndex != InvalidIndex; in hasPaddingArg()
1445 return ArgInfo[ArgNo].PaddingArgIndex; in getPaddingArgNo()
1451 assert(ArgNo < ArgInfo.size()); in getIRArgs()
1452 return std::make_pair(ArgInfo[ArgNo].FirstArgIndex, in getIRArgs()
1453 ArgInfo[ArgNo].NumberOfArgs); in getIRArgs()
1481 auto &IRArgs = ArgInfo[ArgNo]; in construct()
[all …]
/netbsd-src/sys/external/bsd/gnu-efi/dist/inc/
H A Defishellintf.h88 EFI_SHELL_ARG_INFO *ArgInfo; member
/netbsd-src/external/apache2/llvm/dist/clang/lib/Parse/
H A DParseObjc.cpp1406 Sema::ObjCArgInfo ArgInfo; in ParseObjCMethodDecl() local
1412 ArgInfo.Type = nullptr; in ParseObjCMethodDecl()
1414 ArgInfo.Type = ParseObjCTypeName( in ParseObjCMethodDecl()
1415 ArgInfo.DeclSpec, DeclaratorContext::ObjCParameter, &paramAttrs); in ParseObjCMethodDecl()
1421 ArgInfo.ArgAttrs = paramAttrs; in ParseObjCMethodDecl()
1437 ArgInfo.Name = Tok.getIdentifierInfo(); in ParseObjCMethodDecl()
1438 ArgInfo.NameLoc = Tok.getLocation(); in ParseObjCMethodDecl()
1441 ArgInfos.push_back(ArgInfo); in ParseObjCMethodDecl()
1464 if (PP.getLocForEndOfToken(ArgInfo.NameLoc) == ColonLoc) { in ParseObjCMethodDecl()
1465 Diag(ArgInfo.NameLoc, diag::warn_missing_selector_name) << ArgInfo.Name; in ParseObjCMethodDecl()
[all …]
/netbsd-src/external/apache2/llvm/dist/clang/lib/Serialization/
H A DASTWriterStmt.cpp52 void AddTemplateKWAndArgsInfo(const ASTTemplateKWAndArgsInfo &ArgInfo,
63 const ASTTemplateKWAndArgsInfo &ArgInfo, const TemplateArgumentLoc *Args) { in AddTemplateKWAndArgsInfo() argument
64 Record.AddSourceLocation(ArgInfo.TemplateKWLoc); in AddTemplateKWAndArgsInfo()
65 Record.AddSourceLocation(ArgInfo.LAngleLoc); in AddTemplateKWAndArgsInfo()
66 Record.AddSourceLocation(ArgInfo.RAngleLoc); in AddTemplateKWAndArgsInfo()
67 for (unsigned i = 0; i != ArgInfo.NumTemplateArgs; ++i) in AddTemplateKWAndArgsInfo()
1858 const ASTTemplateKWAndArgsInfo &ArgInfo = in VisitCXXDependentScopeMemberExpr() local
1860 AddTemplateKWAndArgsInfo(ArgInfo, in VisitCXXDependentScopeMemberExpr()
1889 const ASTTemplateKWAndArgsInfo &ArgInfo = in VisitDependentScopeDeclRefExpr() local
1891 Record.push_back(ArgInfo.NumTemplateArgs); in VisitDependentScopeDeclRefExpr()
[all …]
H A DASTReaderStmt.cpp134 TemplateArgumentListInfo ArgInfo; in ReadTemplateKWAndArgsInfo() local
135 ArgInfo.setLAngleLoc(readSourceLocation()); in ReadTemplateKWAndArgsInfo()
136 ArgInfo.setRAngleLoc(readSourceLocation()); in ReadTemplateKWAndArgsInfo()
138 ArgInfo.addArgument(Record.readTemplateArgumentLoc()); in ReadTemplateKWAndArgsInfo()
139 Args.initializeFrom(TemplateKWLoc, ArgInfo, ArgsLocArray); in ReadTemplateKWAndArgsInfo()
/netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/AsmParser/
H A DLLParser.h545 struct ArgInfo { struct
550 ArgInfo(LocTy L, Type *ty, AttributeSet Attr, const std::string &N) in ArgInfo() argument
553 bool parseArgumentList(SmallVectorImpl<ArgInfo> &ArgList, bool &IsVarArg);
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/M68k/
H A DM68kISelLowering.h194 const SmallVectorImpl<ISD::InputArg> &ArgInfo,
/netbsd-src/external/apache2/llvm/dist/clang/lib/Sema/
H A DSemaDeclObjC.cpp4707 ObjCArgInfo *ArgInfo, DeclaratorChunk::ParamInfo *CParamInfo, in ActOnMethodDeclaration() argument
4752 if (!ArgInfo[i].Type) { in ActOnMethodDeclaration()
4756 ArgType = GetTypeFromParser(ArgInfo[i].Type, &DI); in ActOnMethodDeclaration()
4759 LookupResult R(*this, ArgInfo[i].Name, ArgInfo[i].NameLoc, in ActOnMethodDeclaration()
4765 Diag(ArgInfo[i].NameLoc, in ActOnMethodDeclaration()
4768 << ArgInfo[i].Name; in ActOnMethodDeclaration()
4776 : ArgInfo[i].NameLoc; in ActOnMethodDeclaration()
4779 ArgInfo[i].NameLoc, ArgInfo[i].Name, in ActOnMethodDeclaration()
4785 CvtQTToAstBitMask(ArgInfo[i].DeclSpec.getObjCDeclQualifier())); in ActOnMethodDeclaration()
4788 ProcessDeclAttributeList(TUScope, Param, ArgInfo[i].ArgAttrs); in ActOnMethodDeclaration()

12