Home
last modified time | relevance | path

Searched refs:AMDGPUTargetLowering (Results 1 – 11 of 11) sorted by relevance

/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/
H A DAMDGPUISelLowering.cpp38 EVT AMDGPUTargetLowering::getEquivalentMemType(LLVMContext &Ctx, EVT VT) { in getEquivalentMemType()
47 unsigned AMDGPUTargetLowering::numBitsUnsigned(SDValue Op, SelectionDAG &DAG) { in numBitsUnsigned()
53 unsigned AMDGPUTargetLowering::numBitsSigned(SDValue Op, SelectionDAG &DAG) { in numBitsSigned()
61 AMDGPUTargetLowering::AMDGPUTargetLowering(const TargetMachine &TM, in AMDGPUTargetLowering() function in AMDGPUTargetLowering
568 bool AMDGPUTargetLowering::mayIgnoreSignedZero(SDValue Op) const { in mayIgnoreSignedZero()
662 bool AMDGPUTargetLowering::allUsesHaveSourceMods(const SDNode *N, in allUsesHaveSourceMods()
686 EVT AMDGPUTargetLowering::getTypeForExtReturn(LLVMContext &Context, EVT VT, in getTypeForExtReturn()
697 MVT AMDGPUTargetLowering::getVectorIdxTy(const DataLayout &) const { in getVectorIdxTy()
701 bool AMDGPUTargetLowering::isSelectSupported(SelectSupportKind SelType) const { in isSelectSupported()
707 bool AMDGPUTargetLowering::isFPImmLegal(const APFloat &Imm, EVT VT, in isFPImmLegal()
[all …]
H A DAMDGPUCallLowering.h21 class AMDGPUTargetLowering; variable
41 AMDGPUCallLowering(const AMDGPUTargetLowering &TLI);
H A DAMDGPUTargetTransformInfo.h27 class AMDGPUTargetLowering; variable
232 const AMDGPUTargetLowering *TLI;
239 const AMDGPUTargetLowering *getTLI() const { return TLI; } in getTLI()
H A DR600ISelLowering.h24 class R600TargetLowering final : public AMDGPUTargetLowering {
H A DAMDGPUISelLowering.h27 class AMDGPUTargetLowering : public TargetLowering {
143 AMDGPUTargetLowering(const TargetMachine &TM, const AMDGPUSubtarget &STI);
H A DR600ISelLowering.cpp30 : AMDGPUTargetLowering(TM, STI), Subtarget(&STI), Gen(STI.getGeneration()) { in R600TargetLowering()
291 return AMDGPUTargetLowering::EmitInstrWithCustomInserter(MI, BB); in EmitInstrWithCustomInserter()
451 default: return AMDGPUTargetLowering::LowerOperation(Op, DAG); in LowerOperation()
635 AMDGPUTargetLowering::ReplaceNodeResults(N, Results, DAG); in ReplaceNodeResults()
724 return AMDGPUTargetLowering::LowerGlobalAddress(MFI, Op, DAG); in LowerGlobalAddress()
1873 if (SDValue Ret = AMDGPUTargetLowering::PerformDAGCombine(N, DCI)) in PerformDAGCombine()
1977 return AMDGPUTargetLowering::PerformDAGCombine(N, DCI); in PerformDAGCombine()
H A DSIISelLowering.h30 class SITargetLowering final : public AMDGPUTargetLowering {
H A DAMDGPUISelDAGToDAG.cpp1646 N = AMDGPUTargetLowering::stripBitcast(SDValue(N,0)).getNode(); in findMemSDNode()
1652 dyn_cast<MemSDNode>(AMDGPUTargetLowering::stripBitcast(V))) in findMemSDNode()
3007 const AMDGPUTargetLowering& Lowering = in PostprocessISelDAG()
3008 *static_cast<const AMDGPUTargetLowering*>(getTargetLowering()); in PostprocessISelDAG()
H A DSIISelLowering.cpp76 : AMDGPUTargetLowering(TM, STI), in SITargetLowering()
2523 return AMDGPUTargetLowering::LowerReturn(Chain, CallConv, isVarArg, Outs, in LowerReturn()
3325 return AMDGPUTargetLowering::LowerDYNAMIC_STACKALLOC(Op, DAG); in LowerDYNAMIC_STACKALLOC()
4302 return AMDGPUTargetLowering::EmitInstrWithCustomInserter(MI, BB); in EmitInstrWithCustomInserter()
4477 default: return AMDGPUTargetLowering::LowerOperation(Op, DAG); in LowerOperation()
5702 return AMDGPUTargetLowering::LowerGlobalAddress(MFI, Op, DAG); in LowerGlobalAddress()
9501 return AMDGPUTargetLowering::performRcpCombine(N, DCI); in performRcpCombine()
10940 return AMDGPUTargetLowering::PerformDAGCombine(N, DCI); in PerformDAGCombine()
12095 return AMDGPUTargetLowering::isKnownNeverNaNForTargetNode(Op, DAG, in isKnownNeverNaNForTargetNode()
12176 return AMDGPUTargetLowering::shouldExpandAtomicRMWInIR(RMW); in shouldExpandAtomicRMWInIR()
H A DAMDGPUCallLowering.cpp247 AMDGPUCallLowering::AMDGPUCallLowering(const AMDGPUTargetLowering &TLI) in AMDGPUCallLowering()
H A DAMDGPULegalizerInfo.cpp2309 if (!AMDGPUTargetLowering::hasDefinedInitializer(GV)) { in legalizeGlobalValue()
3481 B.getMF(), AMDGPUTargetLowering::FIRST_IMPLICIT); in getImplicitArgPtr()