| /minix3/external/bsd/llvm/dist/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeVectorTypes.cpp | 720 EVT InVT = InOp.getValueType(); in SplitVecRes_BITCAST() local 723 switch (getTypeAction(InVT)) { in SplitVecRes_BITCAST() 1073 EVT InVT = N->getOperand(0).getValueType(); in SplitVecRes_UnaryOp() local 1074 if (getTypeAction(InVT) == TargetLowering::TypeSplitVector) in SplitVecRes_UnaryOp() 1379 EVT InVT = Lo.getValueType(); in SplitVecOp_UnaryOp() local 1382 InVT.getVectorNumElements()); in SplitVecOp_UnaryOp() 1603 EVT InVT = InVec->getValueType(0); in SplitVecOp_TRUNCATE() local 1610 unsigned InElementSize = InVT.getVectorElementType().getSizeInBits(); in SplitVecOp_TRUNCATE() 1666 EVT InVT = Lo.getValueType(); in SplitVecOp_FP_ROUND() local 1669 InVT.getVectorNumElements()); in SplitVecOp_FP_ROUND() [all …]
|
| H A D | LegalizeTypesGeneric.cpp | 45 EVT InVT = InOp.getValueType(); in ExpandRes_BITCAST() local 49 switch (getTypeAction(InVT)) { in ExpandRes_BITCAST() 63 if (TLI.hasBigEndianPartOrdering(InVT) != in ExpandRes_BITCAST() 83 assert(!(InVT.getVectorNumElements() & 1) && "Unsupported BITCAST"); in ExpandRes_BITCAST() 86 std::tie(LoVT, HiVT) = DAG.GetSplitDestVTs(InVT); in ExpandRes_BITCAST() 96 if (InVT.isVector() && OutVT.isInteger()) { in ExpandRes_BITCAST() 158 SDValue StackPtr = DAG.CreateStackTemporary(InVT, Alignment); in ExpandRes_BITCAST()
|
| H A D | LegalizeIntegerTypes.cpp | 237 EVT InVT = InOp.getValueType(); in PromoteIntRes_BITCAST() local 238 EVT NInVT = TLI.getTypeToTransformTo(*DAG.getContext(), InVT); in PromoteIntRes_BITCAST() 243 switch (getTypeAction(InVT)) { in PromoteIntRes_BITCAST() 645 EVT InVT = InOp.getValueType(); in PromoteIntRes_TRUNCATE() local 646 assert(InVT.isVector() && "Cannot split scalar types"); in PromoteIntRes_TRUNCATE() 647 unsigned NumElts = InVT.getVectorNumElements(); in PromoteIntRes_TRUNCATE() 2985 EVT InVT = InOp0.getValueType(); in PromoteIntRes_EXTRACT_SUBVECTOR() local 3004 InVT.getVectorElementType(), N->getOperand(0), Index); in PromoteIntRes_EXTRACT_SUBVECTOR()
|
| H A D | SelectionDAG.cpp | 2162 EVT InVT = Op.getOperand(0).getValueType(); in computeKnownBits() local 2163 unsigned InBits = InVT.getScalarType().getSizeInBits(); in computeKnownBits() 2174 EVT InVT = Op.getOperand(0).getValueType(); in computeKnownBits() local 2175 unsigned InBits = InVT.getScalarType().getSizeInBits(); in computeKnownBits() 2197 EVT InVT = Op.getOperand(0).getValueType(); in computeKnownBits() local 2198 unsigned InBits = InVT.getScalarType().getSizeInBits(); in computeKnownBits() 2207 EVT InVT = Op.getOperand(0).getValueType(); in computeKnownBits() local 2208 unsigned InBits = InVT.getScalarType().getSizeInBits(); in computeKnownBits()
|
| H A D | TargetLowering.cpp | 903 EVT InVT = Op.getOperand(0).getValueType(); in SimplifyDemandedBits() local 904 unsigned InBits = InVT.getScalarType().getSizeInBits(); in SimplifyDemandedBits()
|
| H A D | DAGCombiner.cpp | 10868 EVT InVT = In.getOperand(0).getValueType(); in reduceBuildVecConvertToConvertBuildVec() local 10873 SrcVT = InVT; in reduceBuildVecConvertToConvertBuildVec() 10874 if (SrcVT != InVT) in reduceBuildVecConvertToConvertBuildVec()
|
| /minix3/external/bsd/llvm/dist/llvm/utils/TableGen/ |
| H A D | CodeGenDAGPatterns.cpp | 165 bool EEVT::TypeSet::MergeInTypeInfo(const EEVT::TypeSet &InVT, TreePattern &TP){ in MergeInTypeInfo() argument 166 if (InVT.isCompletelyUnknown() || *this == InVT || TP.hasError()) in MergeInTypeInfo() 170 *this = InVT; in MergeInTypeInfo() 174 assert(TypeVec.size() >= 1 && InVT.TypeVec.size() >= 1 && "No unknowns"); in MergeInTypeInfo() 181 if (InVT.hasIntegerTypes()) { in MergeInTypeInfo() 182 EEVT::TypeSet InCopy(InVT); in MergeInTypeInfo() 188 TypeVec[0] = InVT.TypeVec[0]; in MergeInTypeInfo() 201 if ((InVT.TypeVec[0] == MVT::iPTR || InVT.TypeVec[0] == MVT::iPTRAny) && in MergeInTypeInfo() 207 if ((InVT.TypeVec[0] == MVT::iPTR || InVT.TypeVec[0] == MVT::iPTRAny) && in MergeInTypeInfo() 210 TypeVec[0] = InVT.TypeVec[0]; in MergeInTypeInfo() [all …]
|
| H A D | CodeGenDAGPatterns.h | 113 bool MergeInTypeInfo(const EEVT::TypeSet &InVT, TreePattern &TP); 115 bool MergeInTypeInfo(MVT::SimpleValueType InVT, TreePattern &TP) { in MergeInTypeInfo() argument 116 return MergeInTypeInfo(EEVT::TypeSet(InVT, TP), TP); in MergeInTypeInfo()
|
| /minix3/external/bsd/llvm/dist/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 13127 MVT InVT = In.getSimpleValueType(); in LowerEXTRACT_SUBVECTOR() local 13131 (InVT.is256BitVector() || InVT.is512BitVector()) && in LowerEXTRACT_SUBVECTOR() 13135 if (ResVT.is256BitVector() && InVT.is512BitVector() && in LowerEXTRACT_SUBVECTOR() 14241 MVT InVT = In.getSimpleValueType(); in LowerAVXExtend() local 14257 if (((VT != MVT::v16i16) || (InVT != MVT::v16i8)) && in LowerAVXExtend() 14258 ((VT != MVT::v8i32) || (InVT != MVT::v8i16)) && in LowerAVXExtend() 14259 ((VT != MVT::v4i64) || (InVT != MVT::v4i32))) in LowerAVXExtend() 14265 SDValue ZeroVec = getZeroVector(InVT, Subtarget, DAG, dl); in LowerAVXExtend() 14266 SDValue Undef = DAG.getUNDEF(InVT); in LowerAVXExtend() 14268 SDValue OpLo = getUnpackl(DAG, dl, InVT, In, NeedZero ? ZeroVec : Undef); in LowerAVXExtend() [all …]
|
| H A D | X86InstrAVX512.td | 3918 X86MemOperand x86memop, ValueType OpVT, ValueType InVT, 3924 (OpVT (OpNode (InVT SrcRC:$src))))], d>, EVEX; 3932 (OpVT (OpNode (InVT (bitconvert (mem_frag addr:$src))))))], d>, EVEX; 3938 X86MemOperand x86memop, ValueType OpVT, ValueType InVT, 3944 (OpVT (OpNode (InVT SrcRC:$src))))], d>, EVEX; 3949 (OpVT (OpNode (InVT (bitconvert (mem_frag addr:$src))))))], d>, EVEX; 4818 ValueType OpVT, ValueType InVT> { 4823 [(set DstRC:$dst, (OpVT (OpNode (InVT SrcRC:$src))))]>, EVEX; 4840 (OpVT (OpNode (InVT (bitconvert (mem_frag addr:$src))))))]>,
|
| /minix3/external/bsd/llvm/dist/llvm/lib/Target/PowerPC/ |
| H A D | PPCISelDAGToDAG.cpp | 2623 EVT InVT = N->getOperand(0).getValueType(); in Select() local 2624 assert((InVT == MVT::i64 || InVT == MVT::i32) && in Select() 2627 unsigned Opcode = (InVT == MVT::i64) ? PPC::ANDIo8 : PPC::ANDIo; in Select() 2628 SDValue AndI(CurDAG->getMachineNode(Opcode, dl, InVT, MVT::Glue, in Select() 2630 CurDAG->getTargetConstant(1, InVT)), 0); in Select()
|
| /minix3/external/bsd/llvm/dist/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 1541 EVT InVT = Op.getOperand(0).getValueType(); in LowerVectorFP_TO_INT() local 1544 if (VT.getSizeInBits() < InVT.getSizeInBits()) { in LowerVectorFP_TO_INT() 1547 DAG.getNode(Op.getOpcode(), dl, InVT.changeVectorElementTypeToInteger(), in LowerVectorFP_TO_INT() 1552 if (VT.getSizeInBits() > InVT.getSizeInBits()) { in LowerVectorFP_TO_INT() 1596 EVT InVT = In.getValueType(); in LowerVectorINT_TO_FP() local 1598 if (VT.getSizeInBits() < InVT.getSizeInBits()) { in LowerVectorINT_TO_FP() 1600 MVT::getVectorVT(MVT::getFloatingPointVT(InVT.getScalarSizeInBits()), in LowerVectorINT_TO_FP() 1601 InVT.getVectorNumElements()); in LowerVectorINT_TO_FP() 1606 if (VT.getSizeInBits() > InVT.getSizeInBits()) { in LowerVectorINT_TO_FP()
|
| /minix3/external/bsd/llvm/dist/llvm/lib/Target/SystemZ/ |
| H A D | SystemZISelLowering.cpp | 1916 EVT InVT = In.getValueType(); in lowerBITCAST() local 1919 if (InVT == MVT::i32 && ResVT == MVT::f32) { in lowerBITCAST() 1935 if (InVT == MVT::f32 && ResVT == MVT::i32) { in lowerBITCAST()
|