Home
last modified time | relevance | path

Searched defs:SchedModel (Results 1 – 25 of 29) sorted by relevance

12

/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Hexagon/
H A DHexagonMachineScheduler.h41 const TargetSchedModel *SchedModel; variable
135 const TargetSchedModel *SchedModel = nullptr; member
218 const TargetSchedModel *SchedModel = nullptr; variable
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/SystemZ/
H A DSystemZHazardRecognizer.h48 const TargetSchedModel *SchedModel; variable
H A DSystemZMachineScheduler.h38 TargetSchedModel SchedModel; variable
/netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/
H A DTargetSchedule.h34 MCSchedModel SchedModel; variable
H A DTargetSubtargetInfo.h142 const TargetSchedModel *SchedModel) const { in resolveSchedClass()
H A DScheduleDAGInstrs.h125 TargetSchedModel SchedModel; variable
H A DMachineTraceMetrics.h93 TargetSchedModel SchedModel; variable
H A DMachineScheduler.h618 const TargetSchedModel *SchedModel = nullptr; variable
908 const TargetSchedModel *SchedModel = nullptr; variable
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/
H A DAArch64StorePairSuppress.cpp34 TargetSchedModel SchedModel; member in __anond6eb65f00111::AArch64StorePairSuppress
H A DAArch64ConditionalCompares.cpp765 MCSchedModel SchedModel; member in __anon6cc3cae00211::AArch64ConditionalCompares
H A DAArch64SIMDInstrOpt.cpp71 TargetSchedModel SchedModel; member
/netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/MC/
H A DMCSubtargetInfo.h58 const MCSchedModel *SchedModel; member
/netbsd-src/external/apache2/llvm/dist/llvm/tools/llvm-exegesis/lib/
H A DSchedClassResolution.cpp252 const auto &SchedModel = STI.getSchedModel(); in findProcResIdx() local
/netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/
H A DEarlyIfConversion.cpp761 MCSchedModel SchedModel; member in __anon91bad1d10311::EarlyIfConverter
1085 TargetSchedModel SchedModel; member in __anon91bad1d10911::EarlyIfPredicator
H A DMachineTraceMetrics.cpp894 const TargetSchedModel &SchedModel, in updatePhysDepsUpwards()
955 const TargetSchedModel &SchedModel, in pushDepHeight()
H A DMachineCombiner.cpp69 MCSchedModel SchedModel; member in __anonc479f2030111::MachineCombiner
H A DTargetInstrInfo.cpp1136 unsigned TargetInstrInfo::defaultDefLatency(const MCSchedModel &SchedModel, in defaultDefLatency()
1162 bool TargetInstrInfo::hasLowDefLatency(const TargetSchedModel &SchedModel, in hasLowDefLatency()
H A DMachineLICM.cpp120 TargetSchedModel SchedModel; member in __anondcd5ce190111::MachineLICMBase
H A DMachineScheduler.cpp2020 init(ScheduleDAGMI *DAG, const TargetSchedModel *SchedModel) { in init()
2624 const TargetSchedModel *SchedModel) { in initResourceDelta()
H A DIfConversion.cpp192 TargetSchedModel SchedModel; member in __anon287ba0340111::IfConverter
/netbsd-src/external/apache2/llvm/dist/llvm/lib/MC/
H A DMCSubtargetInfo.cpp329 const MCSchedModel &SchedModel = getSchedModelForCPU(CPU); in getInstrItineraryForCPU() local
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/PowerPC/
H A DPPCInstrInfo.h326 bool hasLowDefLatency(const TargetSchedModel &SchedModel, in hasLowDefLatency()
H A DPPCTargetTransformInfo.cpp716 TargetSchedModel SchedModel; in isHardwareLoopProfitable() local
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/
H A DSIInstrInfo.h42 TargetSchedModel SchedModel; variable
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/ARM/
H A DARMSubtarget.h520 MCSchedModel SchedModel; variable

12