/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Hexagon/ |
H A D | HexagonMachineScheduler.h | 41 const TargetSchedModel *SchedModel; variable 135 const TargetSchedModel *SchedModel = nullptr; member 218 const TargetSchedModel *SchedModel = nullptr; variable
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/SystemZ/ |
H A D | SystemZHazardRecognizer.h | 48 const TargetSchedModel *SchedModel; variable
|
H A D | SystemZMachineScheduler.h | 38 TargetSchedModel SchedModel; variable
|
/netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/ |
H A D | TargetSchedule.h | 34 MCSchedModel SchedModel; variable
|
H A D | TargetSubtargetInfo.h | 142 const TargetSchedModel *SchedModel) const { in resolveSchedClass()
|
H A D | ScheduleDAGInstrs.h | 125 TargetSchedModel SchedModel; variable
|
H A D | MachineTraceMetrics.h | 93 TargetSchedModel SchedModel; variable
|
H A D | MachineScheduler.h | 618 const TargetSchedModel *SchedModel = nullptr; variable 908 const TargetSchedModel *SchedModel = nullptr; variable
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/ |
H A D | AArch64StorePairSuppress.cpp | 34 TargetSchedModel SchedModel; member in __anond6eb65f00111::AArch64StorePairSuppress
|
H A D | AArch64ConditionalCompares.cpp | 765 MCSchedModel SchedModel; member in __anon6cc3cae00211::AArch64ConditionalCompares
|
H A D | AArch64SIMDInstrOpt.cpp | 71 TargetSchedModel SchedModel; member
|
/netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/MC/ |
H A D | MCSubtargetInfo.h | 58 const MCSchedModel *SchedModel; member
|
/netbsd-src/external/apache2/llvm/dist/llvm/tools/llvm-exegesis/lib/ |
H A D | SchedClassResolution.cpp | 252 const auto &SchedModel = STI.getSchedModel(); in findProcResIdx() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/ |
H A D | EarlyIfConversion.cpp | 761 MCSchedModel SchedModel; member in __anon91bad1d10311::EarlyIfConverter 1085 TargetSchedModel SchedModel; member in __anon91bad1d10911::EarlyIfPredicator
|
H A D | MachineTraceMetrics.cpp | 894 const TargetSchedModel &SchedModel, in updatePhysDepsUpwards() 955 const TargetSchedModel &SchedModel, in pushDepHeight()
|
H A D | MachineCombiner.cpp | 69 MCSchedModel SchedModel; member in __anonc479f2030111::MachineCombiner
|
H A D | TargetInstrInfo.cpp | 1136 unsigned TargetInstrInfo::defaultDefLatency(const MCSchedModel &SchedModel, in defaultDefLatency() 1162 bool TargetInstrInfo::hasLowDefLatency(const TargetSchedModel &SchedModel, in hasLowDefLatency()
|
H A D | MachineLICM.cpp | 120 TargetSchedModel SchedModel; member in __anondcd5ce190111::MachineLICMBase
|
H A D | MachineScheduler.cpp | 2020 init(ScheduleDAGMI *DAG, const TargetSchedModel *SchedModel) { in init() 2624 const TargetSchedModel *SchedModel) { in initResourceDelta()
|
H A D | IfConversion.cpp | 192 TargetSchedModel SchedModel; member in __anon287ba0340111::IfConverter
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/MC/ |
H A D | MCSubtargetInfo.cpp | 329 const MCSchedModel &SchedModel = getSchedModelForCPU(CPU); in getInstrItineraryForCPU() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/PowerPC/ |
H A D | PPCInstrInfo.h | 326 bool hasLowDefLatency(const TargetSchedModel &SchedModel, in hasLowDefLatency()
|
H A D | PPCTargetTransformInfo.cpp | 716 TargetSchedModel SchedModel; in isHardwareLoopProfitable() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/ |
H A D | SIInstrInfo.h | 42 TargetSchedModel SchedModel; variable
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/ARM/ |
H A D | ARMSubtarget.h | 520 MCSchedModel SchedModel; variable
|