/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/ |
H A D | AArch64LowerHomogeneousPrologEpilog.cpp | 198 const TargetInstrInfo &TII, unsigned Reg1, unsigned Reg2, in emitStore() 221 const TargetInstrInfo &TII, unsigned Reg1, unsigned Reg2, in emitLoad()
|
H A D | AArch64FrameLowering.cpp | 2165 static bool invalidateWindowsRegisterPairing(unsigned Reg1, unsigned Reg2, in invalidateWindowsRegisterPairing() 2195 static bool invalidateRegisterPairing(unsigned Reg1, unsigned Reg2, in invalidateRegisterPairing() 2213 unsigned Reg2 = AArch64::NoRegister; member 2509 unsigned Reg2 = RPI.Reg2; in spillCalleeSavedRegisters() local 2617 unsigned Reg2 = RPI.Reg2; in restoreCalleeSavedRegisters() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Mips/ |
H A D | MicroMipsSizeReduction.cpp | 378 static bool ConsecutiveRegisters(unsigned Reg1, unsigned Reg2) { in ConsecutiveRegisters() 407 Register Reg2 = MI2->getOperand(0).getReg(); in ConsecutiveInstr() local 479 Register Reg2 = MI2->getOperand(1).getReg(); in ReduceXWtoXWP() local
|
H A D | MipsAsmPrinter.cpp | 876 unsigned Reg2) { in EmitInstrRegReg() 896 unsigned Reg2, unsigned Reg3) { in EmitInstrRegRegReg() 907 unsigned Reg2, unsigned FPReg1, in EmitMovFPIntPair()
|
H A D | MipsISelLowering.cpp | 2945 unsigned Reg2 = State.AllocateReg(IntRegs); in CC_MipsO32() local 3683 unsigned Reg2 = addLiveIn(DAG.getMachineFunction(), in LowerFormalArguments() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/PowerPC/ |
H A D | PPCVSXFMAMutate.cpp | 190 Register Reg2 = MI.getOperand(2).getReg(); in processBlock() local
|
H A D | PPCVSXSwapRemoval.cpp | 897 Register Reg2 = MI->getOperand(2).getReg(); in handleSpecialSwappables() local
|
H A D | PPCInstrInfo.cpp | 1171 Register Reg2 = MI.getOperand(2).getReg(); in commuteInstructionImpl() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/ |
H A D | X86InstrBuilder.h | 166 unsigned Reg2, bool isKill2) { in addRegReg()
|
H A D | X86InstrInfo.cpp | 5634 Register Reg2 = MI.getOperand(CommuteOpIdx2).getReg(); in foldMemoryOperandImpl() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/ARM/ |
H A D | Thumb2SizeReduction.cpp | 760 Register Reg2 = MI->getOperand(2).getReg(); in ReduceTo2Addr() local 795 Register Reg2 = MI->getOperand(2).getReg(); in ReduceTo2Addr() local
|
H A D | A15SDOptimizer.cpp | 448 const DebugLoc &DL, unsigned Reg1, unsigned Reg2) { in createRegSequence()
|
H A D | ARMFastISel.cpp | 2792 unsigned Reg2 = 0; in SelectShift() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/MCTargetDesc/ |
H A D | AArch64AsmBackend.cpp | 636 unsigned Reg2 = *MRI.getLLVMRegNum(Inst2.getRegister(), true); in generateCompactUnwindEncoding() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/SystemZ/AsmParser/ |
H A D | SystemZAsmParser.cpp | 990 bool &HaveReg2, Register &Reg2, in parseAddress() 1101 Register Reg1, Reg2; in parseAddress() local 1465 Register Reg1, Reg2; in parseOperand() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Mips/MCTargetDesc/ |
H A D | MipsTargetStreamer.cpp | 221 unsigned Reg2, SMLoc IDLoc, in emitRRR() 227 unsigned Reg2, MCOperand Op3, SMLoc IDLoc, in emitRRRX()
|
/netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/MC/ |
H A D | MCRegisterInfo.h | 78 bool contains(MCRegister Reg1, MCRegister Reg2) const { in contains()
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/ |
H A D | AggressiveAntiDepBreaker.cpp | 89 unsigned AggressiveAntiDepState::UnionGroups(unsigned Reg1, unsigned Reg2) { in UnionGroups()
|
H A D | TargetInstrInfo.cpp | 186 Register Reg2 = MI.getOperand(Idx2).getReg(); in commuteInstructionImpl() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/ |
H A D | TargetRegisterInfo.h | 100 bool contains(Register Reg1, Register Reg2) const { in contains()
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Hexagon/AsmParser/ |
H A D | HexagonAsmParser.cpp | 1761 StringRef Reg2(R2); in processInstruction() local 1905 StringRef Reg2(R2); in processInstruction() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/MC/ |
H A D | MCDwarf.cpp | 1348 unsigned Reg2 = Instr.getRegister2(); in emitCFIInstruction() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/utils/TableGen/ |
H A D | CodeGenRegisters.cpp | 1396 CodeGenRegister *Reg2 = I1.second; in computeComposites() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/MIRParser/ |
H A D | MIParser.cpp | 2293 Register Reg2; in parseCFIOperand() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Hexagon/ |
H A D | HexagonConstPropagation.cpp | 2608 bool Reg1 = Src1.isReg(), Reg2 = Src2.isReg(); in evaluateHexCompare2() local
|