| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyISelDAGToDAG.cpp | 199 const SDValue &Op, unsigned ConstraintID, std::vector<SDValue> &OutOps) { in SelectInlineAsmMemoryOperand()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/XCore/ |
| H A D | XCoreISelDAGToDAG.cpp | 112 std::vector<SDValue> &OutOps) { in SelectInlineAsmMemoryOperand()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Lanai/ |
| H A D | LanaiISelDAGToDAG.cpp | 252 const SDValue &Op, unsigned ConstraintCode, std::vector<SDValue> &OutOps) { in SelectInlineAsmMemoryOperand()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Sparc/ |
| H A D | SparcISelDAGToDAG.cpp | 379 std::vector<SDValue> &OutOps) { in SelectInlineAsmMemoryOperand()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/MSP430/ |
| H A D | MSP430ISelDAGToDAG.cpp | 283 std::vector<SDValue> &OutOps) { in SelectInlineAsmMemoryOperand()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Mips/ |
| H A D | MipsISelDAGToDAG.cpp | 312 std::vector<SDValue> &OutOps) { in SelectInlineAsmMemoryOperand()
|
| H A D | MipsSEISelDAGToDAG.cpp | 1351 std::vector<SDValue> &OutOps) { in SelectInlineAsmMemoryOperand()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AVR/ |
| H A D | AVRISelDAGToDAG.cpp | 204 std::vector<SDValue> &OutOps) { in SelectInlineAsmMemoryOperand()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/BPF/ |
| H A D | BPFISelDAGToDAG.cpp | 161 const SDValue &Op, unsigned ConstraintCode, std::vector<SDValue> &OutOps) { in SelectInlineAsmMemoryOperand()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/ |
| H A D | SelectionDAGISel.h | 93 std::vector<SDValue> &OutOps) { in SelectInlineAsmMemoryOperand()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/NVPTX/ |
| H A D | NVPTXISelDAGToDAG.cpp | 3692 const SDValue &Op, unsigned ConstraintID, std::vector<SDValue> &OutOps) { in SelectInlineAsmMemoryOperand()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelDAGToDAG.cpp | 1185 const SDValue &Op, unsigned ConstraintID, std::vector<SDValue> &OutOps) { in SelectInlineAsmMemoryOperand()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/SystemZ/ |
| H A D | SystemZISelDAGToDAG.cpp | 1677 std::vector<SDValue> &OutOps) { in SelectInlineAsmMemoryOperand()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Hexagon/ |
| H A D | HexagonISelDAGToDAG.cpp | 920 std::vector<SDValue> &OutOps) { in SelectInlineAsmMemoryOperand()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelDAGToDAG.cpp | 369 const SDValue &Op, unsigned ConstraintID, std::vector<SDValue> &OutOps) { in SelectInlineAsmMemoryOperand()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/PowerPC/ |
| H A D | PPCISelLowering.cpp | 8744 SDValue OutOps[] = { OutLo, OutHi }; in LowerSHL_PARTS() local
8773 SDValue OutOps[] = { OutLo, OutHi }; in LowerSRL_PARTS() local
8802 SDValue OutOps[] = { OutLo, OutHi }; in LowerSRA_PARTS() local
|
| H A D | PPCISelDAGToDAG.cpp | 366 std::vector<SDValue> &OutOps) override { in SelectInlineAsmMemoryOperand()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/ |
| H A D | X86ISelDAGToDAG.cpp | 5973 std::vector<SDValue> &OutOps) { in SelectInlineAsmMemoryOperand()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/ARM/ |
| H A D | ARMISelDAGToDAG.cpp | 5617 std::vector<SDValue> &OutOps) { in SelectInlineAsmMemoryOperand()
|
| /netbsd-src/external/apache2/llvm/dist/clang/lib/CodeGen/ |
| H A D | CGBuiltin.cpp | 13423 Value *OutOps[2]; in EmitX86BuiltinExpr() local
|